The voltage input to the SENSE pin, not the supply voltage of the reset IC, is monitored and detected. By providing a separate input pin for the monitored voltage from the VDD pin (=power supply pin), the reset IC is not affected by the monitored voltage and can stably output a reset signal even if the monitored voltage drops to 0V.