

#### www.ablic.com

# OCTAL ±100V 1.8A 3-LEVEL ULTRASOUND PULSER

© ABLIC Inc., 2016-2023 Rev.2.1\_00

The ABLIC Inc. HDL6V5583 is an octal, high-voltage, high-speed fully-integrated pulser for medical ultrasound imaging applications. The HDL6V5583 consists of logic interface, level translators, MOSFET gate drive buffers with embedded/external-selectable floating voltage regulators, and high-voltage, high-current MOSFETs for pulsing and active ground clamping for each channel. The HDL6V5583 is pin-compatible with HDL6V5582/5583E.

### Functions

• 8-channel, 3-level pulser with active ground clamping with 2-input per channel

### **Features**

- 0 to ±100V output voltage
- ±1.8A source and sink peak current for pulsing without output blocking high-voltage (HV) diodes
- ±1.0A source and sink peak current for active ground clamping with output blocking HV diodes
- 500Ω (±0.05A) active output termination working with active ground clamping
- Embedded/external-selectable floating voltage regulators to the gate drive buffers
- Input data synchronization with a clock signal (user-selectable)
- Integrated noise-cut low-voltage (LV) diodes
- Up to 20MHz operation frequency (@±60V output, 220pF load)
- 1.8V to 5V CMOS logic interface
- 4-mode output drive current control for power saving
- Thermal protection
- Power supply sequence free
- Latch-up free, lower crosstalk between channels by SOI CMOS technology
- 52-lead 8mm x 8mm QFN package (RoHS compliant)
- Pin-compatible with HDL6V5582/83E




Fig.1 Block diagram

### 1. Absolute Maximum Ratings

T<sub>A</sub>=25°C unless otherwise noted.

Table 1 Absolute Maximum Ratings

No.	Items	Symbol	Value	Units	Condition
1	Positive logic supply	V <sub>LL</sub>	-0.4 to +7	V	
2	Positive logic and level translator supply	V <sub>DD</sub>	-0.4 to +7	V	
3	Negative logic and level translator supply	Vss	-7 to +0.4	V	
4	Positive high voltage supply	V <sub>PP</sub>	-0.5 to +105	V	
5	Negative high voltage supply	V <sub>NN</sub>	-105 to +0.5	V	
6	Differential high voltage supply	V <sub>PP</sub> - V <sub>NN</sub>	+210	V	
7	High voltage outputs (x=1~8)*	HVоитх	-105 to +105	V	
8	Gate drive buffer voltages	(Vpp- Vfp), (Vfn- Vnn)	-0.4 to +7	V	FVSEL=0
9	THP (THermal Protection) output	THP	-0.4 to +7	V	
10	All logic input voltages (x=1~8)	P <sub>IN</sub> X, N <sub>IN</sub> X, EN, CLK, CLKEN, CC1, CC0, ATHP, FVSEL	-0.4 to +7	V	
11	Operating junction temperature	T <sub>Jop</sub>	-20 to +150	°C	
12	Storage temperature	Tstg	-55 to +150	°C	
13	Maximum power dissipation	P <sub>Dmax</sub>	4	W	

Note: Stresses beyond the absolute maximum ratings may cause permanent damage to the product.

### 2. Operating Supply Voltages, Conditions, and Circuits (Recommended)

### 2.1 Operating Supply Voltages and Conditions

Table 2 Recommended Operating Supply Voltages and Conditions

	Table 2 Recommende	a operating cuppry		,		Haldons		
No	Items	Symbol	Min	Тур	Max	Units	Condition	
1	Logic voltage supply	$V_{LL}$	2.4	2.5 to 5	$V_{DD}$	V	Clock mode(≤80MHz)	
			2.6	2.7 to 5	$V_{DD}$	V	Clock mode(≤100MHz)	
			1.7	1.8 to 5	$V_{DD}$	V	Transparent mode	
2	Positive low voltage supply	$V_{DD}$	4.75	5	5.25	V		
3	Negative low voltage supply	$V_{SS}$	-5.25	-5	-4.75	V		
4	Positive high voltage supply	$V_{PP}$	0	-	100	V		
5	Negative high voltage supply	$V_{NN}$	-100	-	0	V		
6	Differential high voltage supply	V <sub>PP</sub> - V <sub>NN</sub>	0	-	200	V		
7	P-ch floating gate drive voltage supply	$V_{FP}$	V <sub>PP</sub> -5.25	V <sub>PP</sub> -5	V <sub>PP</sub> -4.75	V	FVSEL=0	
8	N-ch floating gate drive voltage supply	$V_{FN}$	V <sub>NN</sub> +4.75	$V_{NN}+5$	V <sub>NN</sub> +5.25	V	FVSEL=0	
9	High-level logic input voltage	VIH	0.8VLL	-	VLL	V		
10	Low-level logic input voltage	$V_{IL}$	0	-	0.2V <sub>LL</sub>	V		
11	IC substrate voltage *	V <sub>SUB</sub>	-	0	-	V		
12	Slew rate limit of V <sub>PP</sub> , V <sub>NN</sub>	SR <sub>MAX</sub>	-	-	25	V/ms		
13	Operating free-air temperature	TA	0	25	75	°C		

Note: \* The package exposed pad internally connected to the chip substrate must be soldered to the ground.

### 2.2 Power-Up/Down Sequence

Power-Supply Sequence is not required.

#### 2.3 Application Circuits

(a) EMBEDDED floating voltage supplies (FVSEL=1)




Fig. 2-(a) Typical Application Circuit-1

#### Note:

- High-voltage power supply pins, V<sub>PP</sub>/V<sub>NN</sub>, can draw fast transient currents up to ±1.8A. Therefore, ceramic capacitors of over 200V 0.1μF to 1μF (C1~8) should be connected as close to the pins as possible for bypassing purpose. Ceramic capacitors of over 15V 0.1μF to 1μF (C13~15) should also be connected close to the low-voltage power supply pins, V<sub>LL</sub>/V<sub>DD</sub>/V<sub>SS</sub>.
- 2. Ceramic capacitors of over 15V 100nF (C9~12) and over 15V 10μF (C16~19) should be connected between each floating voltage pin (V<sub>FP</sub>/V<sub>FN</sub>) and high-voltage power supply pin for bypassing purpose. Connect those as close to the pins as possible.
- 3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
- 4. The thermal tab on the bottom of the package must be soldered to the GND.
- 5. **[PRECAUTION]** External high-voltage clamp diodes between HV<sub>OUT</sub>X and V<sub>PP</sub>/V<sub>NN</sub> as shown in Fig.2-(a) are strongly recommended to mitigate excessive voltage overshoot caused by a reflection from a probe.

### 2.3 Application Circuits (Cont.)

### (b) EXTERNAL floating voltage supplies (FVSEL=0)




Fig. 2-(b) Typical Application Circuit-2

#### Note:

- High-voltage power supply pins, V<sub>PP</sub>/V<sub>NN</sub>, can draw fast transient currents up to ±1.8A. Therefore, ceramic capacitors of over 200V 0.1μF to 1μF (C1~8) should be connected as close to the pins as possible for bypassing purpose. Ceramic capacitors of over 15V 0.1μF to 1μF (C13~15) should also be connected close to the low-voltage power supply pins, V<sub>LL</sub>/V<sub>DD</sub>/V<sub>SS</sub>.
- 2. Ceramic capacitors of over 15V 1 $\mu$ F to 2.2 $\mu$ F (C9~12) should be connected between each floating voltage pin (V<sub>FP</sub>/V<sub>FN</sub>) and high-voltage power supply pin for bypassing purpose. Connect those as close to the pins as possible.
- 3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
- 4. The thermal tab on the bottom of the package must be soldered to the GND.
- 5. **[PRECAUTION]** External high-voltage clamp diodes between HV<sub>OUT</sub>X and V<sub>PP</sub>/V<sub>NN</sub> as shown in Fig.2-(b) are strongly recommended to mitigate excessive voltage overshoot caused by a reflection from a probe.

### 3. Electrical Characteristics

### 3.1 FVSEL=1 (EMBEDDED floating voltage supplies)

### 3.1.1 Clock Mode (CLKEN=0)

#### DC Characteristics

Table 3 DC Characteristics (Embedded FV, Clock mode)

 $V_{LL}\text{=}3.3V,\ V_{DD}\text{=}5V,\ V_{SS}\text{=}\text{-}5V,\ T_{A}\text{=}25^{\circ}\text{C},\ 220pF//1k\Omega\ load,\ CLK\text{=}100MHz,\ ATHP\text{=}0,\ unless\ otherwise\ specified.}$ 

	3v, vdd-3v, vss3v, 1A-2			Spec			
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
4	In most la sia binh annual		-10	-	10	μA	Pinx, Ninx, EN, CC1, CC0, CLK, CLKEN, FVSEL
1	Input logic high current	Іін	-	66	-	μΑ	ATHP 50kΩ internal pull-down resistor
			-10	-	10	μA	PINX, NINX, CLK, ATHP
2	Input logic low current	l <sub>IL</sub>	-	66	-	μΑ	EN, CC1, CC0, CLKEN, FVSEL 50kΩ internal pull-up resistor
3	Input logic capacitance	Cin	-	2	-	pF	-
4	VLL current	Illad	-	1.0	-	mA	Quiescent current-1
5	V <sub>DD</sub> current	Iddqd	-	14	-	mA	EN=1(Diaphla)
6	Vss current	Issqd	-	0.15	-	mA	EN=1(Disable) Current mode=4
7	V <sub>PP</sub> current	IPPQD	-	0.03	-	mA	Vpp/Vnn=+/-100V
8	V <sub>NN</sub> current	I <sub>NNQD</sub>	-	0.03	-	mA	
9	V <sub>LL</sub> current	ILLQE	-	1.1	-	mA	Quiescent current-2
10	V <sub>DD</sub> current	IDDQE	-	18	-	mA	EN=0(Enable)
11	Vss current	Issqe	-	5.0	-	mA	Current mode=4
12	VPP current	IPPQE	-	0.20	-	mA	V <sub>PP</sub> /V <sub>NN</sub> =+/-100V
13	V <sub>NN</sub> current	Innqe	-	0.20	-	mA	P <sub>IN</sub> x=1, N <sub>IN</sub> x=1 (x=1~8)
14	V <sub>LL</sub> current	ILLPW	-	1.1	-	mA	Operating current-1
15	V <sub>DD</sub> current	I <sub>DDPW</sub>	-	18	-	mA	8-channel active
16	V <sub>SS</sub> current	Isspw	-	7.6	-	mA	Bipolar 1-cycle f=5MHz, PRT=200µs
17	V <sub>PP</sub> current	IPPPW	-	1.2	-	mA	Vpp/Vnn=+/-60V
18	V <sub>NN</sub> current	I <sub>NNPW</sub>	-	1.8	-	mA	EN=0, Current mode=4
19	V <sub>LL</sub> current	I <sub>LLCW4</sub>	-	1.2	-	mA	Operating current-2
20	V <sub>DD</sub> current	IDDCW4	-	43	-	mA	8-channel active
21	V <sub>SS</sub> current	Isscw4	-	33	-	mA	Bipolar Continuous Wave Current mode=4
22	VPP current	IPPCW4	-	178	-	mA	f=5MHz, Vpp/Vnn=+/-5V
23	V <sub>NN</sub> current	Inncw4	-	174	-	mA	EN=0
24	V <sub>LL</sub> current	I <sub>LLCW3</sub>	-	1.2	-	mA	Operating current-3
25	V <sub>DD</sub> current	I <sub>DDCW3</sub>	-	39	-	mA	8-channel active
26	Vss current	Isscw3	-	28	-	mA	Bipolar Continuous Wave Current mode=3 f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
27	V <sub>PP</sub> current	I <sub>PPCW3</sub>	-	170	-	mA	
28	V <sub>NN</sub> current	Inncw3	-	166	-	mA	EN=0

Table 3 DC Characteristics (Embedded FV, Clock mode; cont.)

NI-	14	0		Spec		11-34-	0
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
29	V <sub>LL</sub> current	I <sub>LLCW2</sub>	-	1.2	-	mA	Operating current-4
30	V <sub>DD</sub> current	I <sub>DDCW2</sub>	1	35	-	mA	8-channel active
31	V <sub>SS</sub> current	Isscw <sub>2</sub>	1	22	-	mA	Bipolar Continuous Wave Current mode=2
32	V <sub>PP</sub> current	I <sub>PPCW2</sub>	-	162	-	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
33	V <sub>NN</sub> current	I <sub>NNCW2</sub>	-	158	-	mA	EN=0
34	V <sub>LL</sub> current	ILLCW1	-	1.3	-	mA	Operating current-5
35	V <sub>DD</sub> current	IDDCW1	-	31	-	mA	8-channel active
36	Vss current	Isscw1	ı	17	-	mA	Bipolar Continuous Wave Current mode=1
37	V <sub>PP</sub> current	I <sub>PPCW1</sub>	1	148	-	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
38	V <sub>NN</sub> current	I <sub>NNCW1</sub>	-	146	-	mA	EN=0

### **AC** Characteristics

6

Table 4 AC Characteristics (Embedded FV, Clock mode)

 $V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $T_A=25^{\circ}C$ ,  $220pF//1k\Omega$  load, CLK=100MHz, EN=0, ATHP=0, 8-channel active, unless otherwise specified.

Na	Itomo	Cymbol		Spec		1.1	0
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
1	Input clock frequency	fclk	-	100	-	MHz	See Fig.6
2	Duty cycle	D	40	50	60	%	D= τ /T
3	Setup time	ts∪	-0.2	-	-	ns	
4	Hold time	<b>t</b> HOLD	3.4	-	-	ns	
5	Delay time on outputs rise	t <sub>dr(on)</sub>	-	53	-	ns	Bipolar half cycle
6	Delay time on outputs fall	t <sub>df(on)</sub>	-	53	-	ns	f=5MHz, PRT=200µs V <sub>PP</sub> /V <sub>NN</sub> =+/-60V
7	Delay time off outputs rise	t <sub>dr(off)</sub>	-	53	-	ns	Current mode=4
8	Delay time off outputs fall	t <sub>df(off)</sub>	-	53	-	ns	See Fig.3
9	t <sub>dr(on)</sub> -t <sub>df(on)</sub>   Delay time matching	$\Delta t_{\text{delay(on)}}$	-	±1	±3	ns	
10	t <sub>dr(off)</sub> -t <sub>df(off)</sub>   Delay time matching	$\Delta t_{\text{delay(off)}}$	-	±1	±3	ns	
11	Output frequency range	fоит	-	-	20	MHz	Bipolar 2-cycle
12	Output rise time	tr	-	18	-	ns	f=5MHz, PRT=200µs
13	Output fall time	tf	-	18	-	ns	V <sub>PP</sub> /V <sub>NN</sub> =+/-60V Current mode=4
14	Second harmonic distortion	HD2	-	-40	-	dBc	See Fig.4
15	Delay jitter on rise or fall	t <sub>Jr</sub> , t <sub>Jf</sub>	-	20	-	ps	Bipolar CW, f=5MHz V <sub>PP</sub> /V <sub>NN</sub> =+/-5V, Current mode=1 See Fig.5
16	Enable time	t <sub>EN</sub>	-	57	-	ns	EN fall edge to output burst
17	Disable time	tois	-	83	-	ns	EN rise edge to output HiZ
18	Clock Enable time	tclken	-	57	-	ns	CLKEN fall edge to output burst
19	Clock Disable time	tclkdis	-	83	-	ns	CLKEN rise edge to output HiZ

### Thermal Protection Characteristics

Table 5 Thermal Protection Characteristics

Na	Items	Symbol		Spec		Llusita	Conditions
No.			Min	Тур	Max	Units	Conditions
1	THP pull-up voltage	V <sub>PUTHP</sub>	•	-	5.25	V	Open drain
2	THP output current	I <sub>THP</sub>	ı	1.0	ı	mA	-
3	THP output low voltage	VOLTHP	ı	ı	1.0	V	V <sub>LL</sub> =3.3V, I <sub>THP</sub> =1mA
4	THP temperature threshold	T <sub>THP</sub>	90	110	130	°C	
5	THP reset hysteresis	Тнүзтнр	ı	10	1	°C	

#### **Device Characteristics**

Table 6 Output P-Channel MOSFET (Px) Characteristics

T<sub>A</sub>=25°C

Nia	Items	Cumah al		Spec		l luita	Conditions
No.		Symbol	Min	Тур	Max	Units	
1	Output saturation current	ІоитР	-	-1.8	-	Α	Vgs=-5V, Vds=-100V
2	Channel resistance	RonP	ı	7	ı	Ω	Vgs=-5V, Id=-0.5A
3	Output capacitance	CossP	ı	27	-	pF	Vgs=0V, Vds=-10V, f=1MHz

Note: These items above are not tested when shipped.

Table 7 Output N-Channel MOSFET (Nx) Characteristics

T<sub>A</sub>=25°C

Na	Items	Cumahaal		Spec		l lucita	Conditions
No.		Symbol	Min	Тур	Max	Units	
1	Output saturation current	loutN	-	1.8	-	Α	Vgs=5V, Vds=100V
2	Channel resistance	RonN	-	7	-	Ω	Vgs=5V, Id=0.5A
3	Output capacitance	CossN	-	11	-	pF	Vgs=0V, Vds=10V, f=1MHz

Note: These items above are not tested when shipped.

Table 8 Output GND-Clamp P-Channel MOSFET (Px<sub>G</sub>) Characteristics

T<sub>A</sub>=25°C

NIa	Items	Symbol		Spec		l lucita	Conditions
No.			Min	Тур	Max	Units	
1	Output saturation current	louтPg	-	-1.0	-	Α	Vgs=-5V, Vds=-100V
2	Channel resistance	RonPg	-	13	1	Ω	Vgs=-5V, Id=-0.1A
3	Output capacitance	CossPg	-	15	1	pF	Vgs=0V, Vds=-10V, f=1MHz

Note: These items above are not tested when shipped.

Table 9 Output GND-Clamp N-Channel MOSFET (Nx<sub>G</sub>) Characteristics

T<sub>A</sub>=25°C

NIa	Items	Cumah al		Spec		I linita	Conditions
No.		Symbol	Min	Тур	Max	Units	
1	Output saturation current	louтNg	-	1.0	-	Α	Vgs=5V, Vds=100V
2	Channel resistance	RonNg	-	13	-	Ω	Vgs=5V, Id=0.1A
3	Output capacitance	CossNg	-	6	-	pF	Vgs=0V, Vds=10V, f=1MHz

Note: These items above are not tested when shipped.

### Table 10 Output GND-Clamp Analog Switch (ASWx) Characteristics

### T<sub>A</sub>=25°C

N	lta ma	Curahal		Spec		I Indian	Conditions
N	o. Items	Symbol	Min	Тур	Max	Units	Conditions
1	On-state resistance	Ronasw	-	500	-	Ω	Vgs=5V, Id=0.01A

Note: These items above are not tested when shipped.

### Table 11 Output Blocking HV Diode Characteristics

### T<sub>A</sub>=25°C

	NI.	Home	Curahal		Spec			Conditions	
L	No.	Items	Symbol	Min	Тур	Max	Units	Conditions	
	1	Forward voltage	V <sub>FDHV</sub>	-	1.0	-	V	I <sub>F</sub> =100mA	
ſ	2	Reverse voltage	V <sub>RDHV</sub>	200	-	-	V	I <sub>R</sub> =1 <sub>µ</sub> A	

Note: These items above are not tested when shipped.

### Table 12 Output Noise-Cut LV Diode Characteristics

#### T<sub>A</sub>=25°C

8

Nia	lto	Cumbal		Spec		Linita	Conditions	
No.	Items	Symbol	Min	Тур	Max	Units	Conditions	
1	Forward voltage	V <sub>FDLV</sub>	ı	0.85	-	V	I <sub>F</sub> =100mA	

Note: These items above are not tested when shipped.

### 3.1.2 Transparent Mode (CLKEN=1)

### DC Characteristics

Table 13 DC Characteristics (Embedded FV, Transparent mode)

 $V_{LL}\text{=}3.3V,\ V_{DD}\text{=}5V,\ V_{SS}\text{=}-5V,\ T_{A}\text{=}25^{\circ}C,\ 220pF/\!/1k\Omega\ load,\ CLK\text{=}0,\ ATHP\text{=}0,\ unless\ otherwise\ specified.}$ 

	11	Items Symbol Spec			0 19		
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
1		_	-10	-	10	μА	Pinx, Ninx, EN, CC1, CC0, CLK, CLKEN, FVSEL
1	Input logic high current	Іін	-	66	-	μΑ	ATHP $50k\Omega$ internal pull-down resistor
			-10	-	10	μΑ	PINX, NINX, CLK, ATHP
2	Input logic low current	Iı∟	-	66	-	μΑ	EN, CC1, CC0, CLKEN, FVSEL 50kΩ internal pull-up resistor
3	Input logic capacitance	Cin	-	2	-	pF	-
4	V <sub>LL</sub> current	ILLQD	-	0.5	-	μΑ	Quiescent current-1
5	V <sub>DD</sub> current	I <sub>DDQD</sub>	-	1.1	-	mA	EN=1(Disable)
6	Vss current	Issqd	-	0.10	-	mA	Current mode=4
7	V <sub>PP</sub> current	I <sub>PPQD</sub>	-	0.03	-	mA	V <sub>PP</sub> /V <sub>NN</sub> =+/-100V
8	V <sub>NN</sub> current	Innqd	-	0.03	-	mA	
9	V <sub>LL</sub> current	ILLQE	-	66	-	μΑ	Quiescent current-2
10	V <sub>DD</sub> current	I <sub>DDQE</sub>	-	5.5	-	mA	EN=0(Enable) Current mode=4
11	Vss current	Issqe	-	5.0	-	mA	
12	V <sub>PP</sub> current	I <sub>PPQE</sub>	-	0.15	-	mA	V <sub>PP</sub> /V <sub>NN</sub> =+/-100V
13	V <sub>NN</sub> current	I <sub>NNQE</sub>	-	0.15	-	mA	P <sub>IN</sub> x=1, N <sub>IN</sub> x=1 (x=1~8)
14	V <sub>LL</sub> current	I <sub>LLPW</sub>	-	75	-	μΑ	Operating current-1
15	V <sub>DD</sub> current	Iddpw	-	5.6	-	mA	8-channel active Bipolar 1-cycle
16	Vss current	Isspw	-	5.1	-	mA	f=5MHz, PRT=200µs
17	V <sub>PP</sub> current	IPPPW	-	1.2	-	mA	V <sub>PP</sub> /V <sub>NN</sub> =+/-60V
18	V <sub>NN</sub> current	I <sub>NNPW</sub>	-	1.8	-	mA	EN=0, Current mode=4
19	V <sub>LL</sub> current	ILLCW4	-	0.60	-	mA	Operating current-2
20	V <sub>DD</sub> current	I <sub>DDCW4</sub>	-	32	-	mA	8-channel active
21	V <sub>SS</sub> current	Isscw4	-	34	-	mA	Bipolar Continuous Wave Current mode=4
22	V <sub>PP</sub> current	IPPCW4	-	178	-	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
23	V <sub>NN</sub> current	Inncw4	-	174	-	mA	EN=0
24	V <sub>LL</sub> current	ILLCW3	-	0.65	-	mA	Operating current-3
25	V <sub>DD</sub> current	I <sub>DDCW3</sub>	-	28	-	mA	8-channel active
26	V <sub>SS</sub> current	Isscw3	-	28	-	mA	Bipolar Continuous Wave Current mode=3
27	V <sub>PP</sub> current	I <sub>PPCW3</sub>	-	170	-	mA	f=5MHz, Vpp/Vnn=+/-5V
28	V <sub>NN</sub> current	I <sub>NNCW3</sub>	-	166	-	mA	EN=0

Table 13 DC Characteristics (Embedded FV, Transparent mode; cont.)

Na	Items	C) made al		Spec		Lluita	Conditions	
No.		Symbol	Min	Тур	Max	Units	Conditions	
29	V <sub>LL</sub> current	I <sub>LLCW2</sub>	-	0.65	-	mA	Operating current-4	
30	V <sub>DD</sub> current	I <sub>DDCW2</sub>	1	24	•	mA	8-channel active	
31	V <sub>SS</sub> current	Isscw <sub>2</sub>	-	22	-	mA	Bipolar Continuous Wave Current mode=2	
32	V <sub>PP</sub> current	I <sub>PPCW2</sub>	-	162	-	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V	
33	V <sub>NN</sub> current	I <sub>NNCW2</sub>	-	158	-	mA	EN=0	
34	V <sub>LL</sub> current	ILLCW1	-	0.70	-	mA	Operating current-5	
35	V <sub>DD</sub> current	IDDCW1	-	20	-	mA	8-channel active	
36	Vss current	Isscw1	-	17	-	mA	Bipolar Continuous Wave Current mode=1	
37	V <sub>PP</sub> current	I <sub>PPCW1</sub>	-	148	-	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V	
38	V <sub>NN</sub> current	I <sub>NNCW1</sub>	-	146	-	mA	EN=0	

### **AC** Characteristics

10

Table 14 AC Characteristics (Embedded FV, Transparent mode)

 $V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $T_A=25^{\circ}C$ ,  $220pF//1k\Omega$  load, CLK=0, EN=0, ATHP=0, 8-channel active, unless otherwise specified.

No.	Items	Symbol		Spec		Llaita	Conditions	
INO.	items	Symbol	Min	Тур	Max	Units	Conditions	
1	Delay time on outputs rise	t <sub>dr(on)</sub>	1	48	-	ns	Bipolar half cycle	
2	Delay time on outputs fall	t <sub>df(on)</sub>	1	48	-	ns	f=5MHz, PRT=200µs	
3	Delay time off outputs rise	t <sub>dr(off)</sub>	1	48	-	ns	V <sub>PP</sub> /V <sub>NN</sub> =+/-60V Current mode=4	
4	Delay time off outputs fall	tdf(off)	1	48	-	ns	See Fig.3	
5	$ t_{dr(on)}\text{-}t_{df(on)}  \ \ Delay \ \ time \ \ matching$	$\Delta t_{\text{delay(on)}}$	ı	±1	±3	ns		
6	$ t_{\text{dr(off)}}\text{-}t_{\text{df(off)}}  \text{ Delay time matching }$	$\Delta t_{\text{delay(off)}}$	ı	±1	±3	ns		
7	Output frequency range	fout	ı	-	20	MHz	Bipolar 2-cycle	
8	Output rise time	t <sub>r</sub>	ı	18	-	ns	f=5MHz, PRT=200µs	
9	Output fall time	<b>t</b> f	1	18	-	ns	V <sub>PP</sub> /V <sub>NN</sub> =+/-60V Current mode=4	
10	Second harmonic distortion	HD2	-	-40	-	dBc	See Fig.4	
11	Delay jitter on rise or fall	t <sub>Jr</sub> , t <sub>Jf</sub>	-	20	-	ps	Bipolar CW, f=5MHz V <sub>PP</sub> /V <sub>NN</sub> =+/-5V, Current mode=1 See Fig.5	
12	Enable time	t <sub>EN</sub>	-	52	-	ns	EN fall edge to output burst	
13	Disable time	t <sub>DIS</sub>	-	78	-	ns	EN rise edge to output HiZ	

See Table 5 through 12 for the characteristics of Thermal Protection, and Devices.

### 3.2 FVSEL=0 (EXTERNAL floating voltage supplies)

### 3.2.1 Clock Mode (CLKEN=0)

### DC Characteristics

Table 15 DC Characteristics (External FV, Clock mode)

 $V_{LL}=3.3V,\ V_{DD}=5V,\ V_{SS}=-5V,\ V_{FP}=V_{PP}-5V,\ V_{FN}=V_{NN}+5V,\ T_{A}=25^{\circ}C,\ 220pF//1k\Omega\ load,\ CLK=100MHz,\ ATHP=0,\ unless\ otherwise\ specified.$ 

No.	Items	Symbol		Spec		Units	Conditions	
NO.	items	Symbol	Min	Тур	Max	Units	Conditions	
1	Input logic high current	Ін	-10	_	10	μA	PINX, NINX, EN, CC1, CC0, CLK, CLKEN, FVSEL	
ı	input logic riigh current		-	66	-	μA	ATHP 50kΩ internal pull-down resistor	
			-10	-	10	μΑ	P <sub>IN</sub> X, N <sub>IN</sub> X, CLK, ATHP	
2	Input logic low current	l <sub>IL</sub>	-	66	-	μA	EN, CC1, CC0, CLKEN, FVSEI $50k\Omega$ internal pull-up resistor	
3	Input logic capacitance	CIN	-	2	-	pF	-	
4	V <sub>LL</sub> current	ILLQD	-	1.0	-	mA	Quiescent current-1	
5	V <sub>DD</sub> current	IDDQD	-	14	-	mA	EN=1(Disable)	
6	Vss current	Issqd	-	0.1	-	mA	EN=1(Disable) Current mode=4	
7	VPP current	IPPQD	-	0	-	mA	V <sub>PP</sub> /V <sub>NN</sub> =+/-100V	
8	V <sub>NN</sub> current	INNQD	-	0	-	mA		
9	V <sub>FP</sub> current	I <sub>FPQD</sub>	-	0.02	-	mA		
10	V <sub>FN</sub> current	I <sub>FNQD</sub>	-	0.02	-	mA		
11	V <sub>LL</sub> current	ILLQE	-	1.1	-	mA	Quiescent current-2	
12	V <sub>DD</sub> current	IDDQE	-	18	-	mA	TN=0/Fnoble)	
13	V <sub>SS</sub> current	Issqe	-	5.0	-	mA	EN=0(Enable) Current mode=4	
14	V <sub>PP</sub> current	I <sub>PPQE</sub>	-	0	-	mA	V <sub>PP</sub> /V <sub>NN</sub> =+/-100V	
15	V <sub>NN</sub> current	Innge	-	0	-	mA	P <sub>IN</sub> x=1, N <sub>IN</sub> x=1 (x=1~8)	
16	V <sub>FP</sub> current	IFPQE	-	0.02	-	mA		
17	V <sub>FN</sub> current	I <sub>FNQE</sub>	-	0.02	-	mA		
18	V <sub>LL</sub> current	I <sub>LLPW</sub>	-	1.1	-	mA	Operating current-1	
19	V <sub>DD</sub> current	I <sub>DDPW</sub>	-	18	-	mA	8-channel active Bipolar 1-cycle	
20	Vss current	Isspw	-	5.1	-	mA	f=5MHz, PRT=200µs	
21	V <sub>PP</sub> current	IPPPW	-	2.0	-	mA	V <sub>PP</sub> /V <sub>NN</sub> =+/-60V	
22	V <sub>NN</sub> current	I <sub>NNPW</sub>	-	2.0	-	mA	EN=0, Current mode=4	
23	V <sub>FP</sub> current	<b>I</b> FPPW	-	0.20	-	mA		
24	V <sub>FN</sub> current	I <sub>FNPW</sub>	-	0.20	-	mA		

Table 15 DC Characteristics (External FV, Clock mode; cont.)

	.,	0 1 1		Spec			0 111
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
25	V <sub>LL</sub> current	I <sub>LLCW4</sub>	-	1.2	-	mA	Operating current-2
26	V <sub>DD</sub> current	I <sub>DDCW4</sub>	-	24	-	mA	8-channel active
27	Vss current	Isscw4	-	8.0	-	mA	Bipolar Continuous Wave Current mode=4
28	V <sub>PP</sub> current	IPPCW4	-	160	-	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
29	V <sub>NN</sub> current	I <sub>NNCW4</sub>	-	160	-	mA	EN=0
30	V <sub>FP</sub> current	I <sub>FPCW4</sub>	-	31	-	mA	
31	V <sub>FN</sub> current	IFNCW4	-	20	-	mA	
32	V <sub>LL</sub> current	ILLCW3	-	1.2	-	mA	Operating current-3
33	V <sub>DD</sub> current	I <sub>DDCW3</sub>	-	24	-	mA	8-channel active
34	Vss current	Isscw3	-	8.0	-	mA	Bipolar Continuous Wave Current mode=3
35	V <sub>PP</sub> current	I <sub>PPCW3</sub>	-	156	-	mA	f=5MHz, Vpp/Vnn=+/-5V
36	V <sub>NN</sub> current	I <sub>NNCW3</sub>	-	156	-	mA	EN=0
37	V <sub>FP</sub> current	I <sub>FPCW3</sub>	-	22	-	mA	
38	V <sub>FN</sub> current	I <sub>FNCW3</sub>	-	15	-	mA	
39	V <sub>LL</sub> current	ILLCW2	-	1.2	-	mA	Operating current-4
40	V <sub>DD</sub> current	IDDCW2	-	24	ı	mA	8-channel active
41	Vss current	Isscw <sub>2</sub>	-	8.0	ı	mA	Bipolar Continuous Wave Current mode=2
42	V <sub>PP</sub> current	I <sub>PPCW2</sub>	-	148	ı	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
43	V <sub>NN</sub> current	I <sub>NNCW2</sub>	-	148	ı	mA	EN=0
44	V <sub>FP</sub> current	I <sub>FPCW2</sub>	-	16	ı	mA	
45	V <sub>FN</sub> current	I <sub>FNCW2</sub>	-	11	-	mA	
46	V <sub>LL</sub> current	ILLCW1	-	1.3	-	mA	Operating current-5
47	V <sub>DD</sub> current	IDDCW1	-	24	-	mA	8-channel active
48	Vss current	Isscw1	-	8.0	-	mA	Bipolar Continuous Wave Current mode=1
49	V <sub>PP</sub> current	I <sub>PPCW1</sub>	-	136	1	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
50	V <sub>NN</sub> current	I <sub>NNCW1</sub>	-	136	-	mA	EN=0
51	V <sub>FP</sub> current	IFPCW1	-	8.0	-	mA	
52	V <sub>FN</sub> current	I <sub>FNCW1</sub>	-	6.0	-	mA	

### **AC** Characteristics

Table 16 AC Characteristics (External FV, Clock mode)

 $V_{\text{LL}}=3.3\text{V, V}_{\text{DD}}=5\text{V, V}_{\text{SS}}=-5\text{V, V}_{\text{FP}}=\text{V}_{\text{PP}}-5\text{V, V}_{\text{FN}}=\text{V}_{\text{NN}}+5\text{V, T}_{\text{A}}=25^{\circ}\text{C, }220\text{pF}/\!/1\text{k}\Omega\text{ load, CLK}=100\text{MHz, EN}=0\text{, ATHP}=0\text{, 8-channel active, unless otherwise specified.}$ 

Nia	lia man	Curahal		Spec		11	Conditions
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
1	Input clock frequency	fclk	-	100	-	MHz	See Fig.6
2	Duty cycle	D	40	50	60	%	D= τ /T
3	Setup time	tsu	-0.2	1	-	ns	
4	Hold time	t <sub>HOLD</sub>	3.4	1	-	ns	
5	Delay time on outputs rise	t <sub>dr(on)</sub>	-	53	-	ns	Bipolar half cycle
6	Delay time on outputs fall	t <sub>df(on)</sub>	-	53	-	ns	f=5MHz, PRT=200μs
7	Delay time off outputs rise	$t_{\text{dr(off)}}$	-	53	-	ns	V <sub>PP</sub> /V <sub>NN</sub> =+/-60V Current mode=4
8	Delay time off outputs fall	$t_{\text{df(off)}}$	-	53	-	ns	See Fig.3
9	$ t_{dr(on)}\text{-}t_{df(on)}  \ \ \text{Delay time matching}$	$\Delta t$ delay(on)	-	±1	±3	ns	
10	tdr(off)-tdf(off)  Delay time matching	$\Delta t$ delay(off)	-	±1	±3	ns	
11	Output frequency range	fоит	-	-	20	MHz	Bipolar 2-cycle
12	Output rise time	tr	-	18	-	ns	f=5MHz, PRT=200µs
13	Output fall time	t <sub>f</sub>	-	18	-	ns	V <sub>PP</sub> /V <sub>NN</sub> =+/-60V Current mode=4
14	Second harmonic distortion	HD2	-	-40	-	dBc	See Fig.4
15	Delay jitter on rise or fall	t <sub>Jr</sub> , t <sub>Jf</sub>	-	20	-	ps	Bipolar CW, f=5MHz V <sub>PP</sub> /V <sub>NN</sub> =+/-5V, Current mode=1 See Fig.5
16	Enable time	ten	-	57	-	ns	EN fall edge to output burst
17	Disable time	t <sub>DIS</sub>	-	83	-	ns	EN rise edge to output HiZ
18	Clock Enable time	tclken	-	57	-	ns	CLKEN fall edge to output burst
19	Clock Disable time	tclkdis	-	83	-	ns	CLKEN rise edge to output HiZ

See Table 5 through 12 for the characteristics of Thermal Protection, and Devices.

### 3.2.2 Transparent Mode (CLKEN=1)

### DC Characteristics

Table 17 DC Characteristics (External FV, Transparent mode)

 $V_{LL}=3.3V,\ V_{DD}=5V,\ V_{SS}=-5V,\ V_{FP}=V_{PP}-5V,\ V_{FN}=V_{NN}+5V,\ T_A=25^{\circ}C,\ 220pF//1k\Omega\ load,\ CLK=0,\ ATHP=0,\ unless\ otherwise\ specified.$ 

NI-	14	0		Spec		11	Conditions	
No.	Items	Symbol	Min	Тур	Max	Units	Conditions	
1	Input logic high current	I	-10	-	10	μА	P <sub>IN</sub> X, N <sub>IN</sub> X, EN, CC1, CC0, CLK, CLKEN, FVSEL	
1	Input logic high current	Іін	-	66	-	μA	ATHP 50kΩ internal pull-down resistor	
			-10	-	10	μΑ	PINX, NINX, CLK, ATHP	
2	Input logic low current	lι∟	-	66	-	μA	EN, CC1, CC0, CLKEN, FVSEL 50kΩ internal pull-up resistor	
3	Input logic capacitance	CIN	-	2	-	pF	-	
4	V <sub>LL</sub> current	ILLQD	-	66	-	μΑ	Quiescent current-1	
5	V <sub>DD</sub> current	I <sub>DDQD</sub>	-	1.1	-	mA	CN=1/Disable)	
6	V <sub>SS</sub> current	Issqd	-	0.10	-	mA	EN=1(Disable) Current mode=4	
7	V <sub>PP</sub> current	I <sub>PPQD</sub>	-	0	-	mA	V <sub>PP</sub> /V <sub>NN</sub> =+/-100V	
8	V <sub>NN</sub> current	I <sub>NNQD</sub>	-	0	-	mA		
9	V <sub>FP</sub> current	IFPQD	-	0.02	-	mA		
10	V <sub>FN</sub> current	IFNQD	-	0.02	-	mA		
11	V <sub>LL</sub> current	ILLQE	-	134	-	μA	Quiescent current-2	
12	V <sub>DD</sub> current	IDDQE	-	5.5	-	mA	FN-0/Fnable)	
13	V <sub>SS</sub> current	Issqe	-	5.0	-	mA	EN=0(Enable) Current mode=4	
14	V <sub>PP</sub> current	IPPQE	-	0	-	mA	V <sub>PP</sub> /V <sub>NN</sub> =+/-100V	
15	V <sub>NN</sub> current	I <sub>NNQE</sub>	-	0	-	mA	Pinx=1, Ninx=1 (x=1~8)	
16	V <sub>FP</sub> current	I <sub>FPQE</sub>	-	0.02	-	mA		
17	V <sub>FN</sub> current	IFNQE	-	0.02	-	mA		
18	VLL current	ILLPW	-	142	-	μΑ	Operating current-1	
19	V <sub>DD</sub> current	I <sub>DDPW</sub>	-	5.6	-	mA	8-channel active	
20	V <sub>SS</sub> current	Isspw	-	5.1	-	mA	Bipolar 1-cycle f=5MHz, PRT=200µs	
21	V <sub>PP</sub> current	IPPPW	-	2.0	-	mA	VPP/VNN=+/-60V	
22	V <sub>NN</sub> current	I <sub>NNPW</sub>	-	2.0	-	mA	EN=0, Current mode=4	
23	V <sub>FP</sub> current	I <sub>FPPW</sub>	-	0.20	-	mA		
24	V <sub>FN</sub> current	I <sub>FNPW</sub>	-	0.20	-	mA		

Table 17 DC Characteristics (External FV, Transparent mode; cont.)

Na	Itama	Cumbel	Spec		l loit-	Conditions	
No.	Items	Symbol	Min	Тур	Max	Units	Conditions
25	V <sub>LL</sub> current	ILLCW4	-	0.60	-	mA	Operating current-2
26	V <sub>DD</sub> current	I <sub>DDCW4</sub>	-	13	-	mA	8-channel active
27	Vss current	I <sub>SSCW4</sub>	-	8.0	-	mA	Bipolar Continuous Wave Current mode=4
28	V <sub>PP</sub> current	I <sub>PPCW4</sub>	-	160	-	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
29	V <sub>NN</sub> current	Inncw4	-	160	-	mA	EN=0
30	V <sub>FP</sub> current	I <sub>FPCW4</sub>	-	31	-	mA	
31	V <sub>FN</sub> current	I <sub>FNCW4</sub>	-	20	-	mA	
32	V <sub>LL</sub> current	ILLCW3	-	0.65	-	mA	Operating current-3
33	V <sub>DD</sub> current	I <sub>DDCW3</sub>	-	13	-	mA	8-channel active
34	Vss current	Isscw3	-	8.0	-	mA	Bipolar Continuous Wave Current mode=3
35	V <sub>PP</sub> current	I <sub>PPCW3</sub>	-	156	-	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
36	V <sub>NN</sub> current	I <sub>NNCW3</sub>	-	156	-	mA	EN=0
37	V <sub>FP</sub> current	IFPCW3	-	22	-	mA	
38	V <sub>FN</sub> current	I <sub>FNCW3</sub>	-	15	-	mA	
39	V <sub>LL</sub> current	ILLCW2	•	0.65	-	mA	Operating current-4
40	V <sub>DD</sub> current	I <sub>DDCW2</sub>	-	13	-	mA	8-channel active
41	Vss current	Isscw <sub>2</sub>	ı	8.0	-	mA	Bipolar Continuous Wave Current mode=2
42	V <sub>PP</sub> current	I <sub>PPCW2</sub>	ı	148	-	mA	f=5MHz, V <sub>PP</sub> /V <sub>NN</sub> =+/-5V
43	V <sub>NN</sub> current	I <sub>NNCW2</sub>	ı	148	-	mA	EN=0
44	V <sub>FP</sub> current	I <sub>FPCW2</sub>	ı	16	-	mA	
45	VFN current	IFNCW2	-	11	-	mA	
46	VLL current	ILLCW1	-	0.70	-	mA	Operating current-5
47	V <sub>DD</sub> current	I <sub>DDCW1</sub>	-	13	-	mA	8-channel active
48	Vss current	Isscw <sub>1</sub>	-	8	-	mA	Bipolar Continuous Wave Current mode=1 f=5MHz, Vpp/Vnn=+/-5V EN=0
49	V <sub>PP</sub> current	I <sub>PPCW1</sub>	-	136	-	mA	
50	V <sub>NN</sub> current	I <sub>NNCW1</sub>	-	136	-	mA	
51	V <sub>FP</sub> current	I <sub>FPCW1</sub>	-	8.0	-	mA	
52	V <sub>FN</sub> current	I <sub>FNCW1</sub>	-	6.0	_	mA	

#### **AC** Characteristics

### Table 18 AC Characteristics (External FV, Transparent mode)

 $V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $V_{FP}=V_{PP}-5V$ ,  $V_{FN}=V_{NN}+5V$ ,  $T_A=25^{\circ}C$ ,  $220pF//1k\Omega$  load, CLK=0, EN=0, ATHP=0, 8-channel active, unless otherwise specified.

No.	Itomo	Symbol		Spec		Llaita	Conditions	
INO.	Items	Symbol	Min	Тур	Max	Units	Conditions	
1	Delay time on outputs rise	t <sub>dr(on)</sub>	-	48	-	ns	Bipolar half cycle	
2	Delay time on outputs fall	t <sub>df(on)</sub>	-	48	-	ns	f=5MHz, PRT=200µs	
3	Delay time off outputs rise	t <sub>dr(off)</sub>	-	48	-	ns	V <sub>PP</sub> /V <sub>NN</sub> =+/-60V Current mode=4	
4	Delay time off outputs fall	tdf(off)	-	48	-	ns	See Fig.3	
5	t <sub>dr(on)</sub> -t <sub>df(on)</sub>   Delay time matching	$\Delta t_{\text{delay(on)}}$	-	±1	±3	ns		
6	t <sub>dr(off)</sub> -t <sub>df(off)</sub>   Delay time matching	$\Delta t_{\text{delay(off)}}$	-	±1	±3	ns		
7	Output frequency range	fоит	-	ı	20	MHz	Bipolar 2-cycle	
8	Output rise time	tr	-	18	-	ns	f=5MHz, PRT=200μs	
9	Output fall time	t <sub>f</sub>	-	18	1	ns	V <sub>PP</sub> /V <sub>NN</sub> =+/-60V Current mode=4	
10	Second harmonic distortion	HD2	-	-40	-	dBc	See Fig.4	
11	Delay jitter on rise or fall	t <sub>Jr</sub> , t <sub>Jf</sub>	-	20	ı	ps	Bipolar CW, f=5MHz V <sub>PP</sub> /V <sub>NN</sub> =+/-5V, Current mode=1 See Fig.5	
12	Enable time	t <sub>EN</sub>	-	52	-	ns	EN fall edge to output burst	
13	Disable time	t <sub>DIS</sub>	-	78	-	ns	EN rise edge to output HiZ	

See Table 5 through 12 for the characteristics of Thermal Protection, and Devices.

### 4. Switching Time Diagram (EN=0)

Clock mode (CLKEN=0)




Fig. 3 Setup/hold time




Fig. 5 Output rise/fall time




Fig. 4 Propagation delay time




Fig. 6 Delay jitter on rise/fall

### 5. Truth Table

Table 19 Truth Table

L	ogic Input	S		HV M	Output			
EN	P <sub>IN</sub> x	N <sub>IN</sub> x	Px	Nx	Px <sub>G</sub>	Nx <sub>G</sub>	ASWx	HV <sub>OUT</sub> x
			+HV	-HV	GND	GND	GND	
0	0	0	OFF	OFF	OFF	OFF	OFF	HiZ
0	0	1	OFF	ON	OFF	OFF	OFF	-HV
0	1	0	ON	OFF	OFF	OFF	OFF	+HV
0	1	1	OFF	OFF	ON	ON	ON	GND
1	Х	Х	OFF	OFF	OFF	OFF	OFF	HiZ

#### Note:

- x=1~8
- V<sub>PP</sub> / V<sub>NN</sub> = +/-HV
- 2-input / channel

### 6. Drive Current Mode Control

Table 20 Drive Current Mode Control Table

			l <sub>оит</sub>   [А] <sup>*1</sup>				
Current Mode	CC1	CC0	Px	Nx			
1	0	0	0.45	0.45			
2	0	1	0.9	0.9			
3	1	0	1.35	1.35			
4	1	1	1.8	1.8			

#### Note:

- \*1) Output saturation current @ |Vds|=100V
- Recommended current mode is as follows:
- Current mode=4 for high-voltage, short pulse train operations
- Current mode=1~3 for low-voltage, long pulse train or continuous wave operations

18 ABLIC Inc.

## 7. Pin Configuration

Table 21 Pin Configuration

Pin#	Pin Name	I/O	Function	
1	N <sub>IN</sub> 2	I	Input logic control of the output of channel 2	
2	P <sub>IN</sub> 3	_	Input logic control of the output of channel 3	
3	N <sub>IN</sub> 3	Ι	Input logic control of the output of channel 3	
4	P <sub>IN</sub> 4	I	Input logic control of the output of channel 4	
5	N <sub>IN</sub> 4	I	Input logic control of the output of channel 4	
6	V <sub>LL</sub>	-	Positive voltage supply of low voltage interface (+1.8~5V)	
7	CLK	I	Clock Input (100MHz)	
8	GND	-	Drive power ground (0V)	
9	P <sub>IN</sub> 5	I	Input logic control of the output of channel 5	
10	N <sub>IN</sub> 5	I	Input logic control of the output of channel 5	
11	P <sub>IN</sub> 6	I	Input logic control of the output of channel 6	
12	N <sub>IN</sub> 6	I	Input logic control of the output of channel 6	
13	P <sub>IN</sub> 7	I	Input logic control of the output of channel 7	
14	N <sub>IN</sub> 7	I	Input logic control of the output of channel 7	
15	P <sub>IN</sub> 8	I	Input logic control of the output of channel 8	
16	N <sub>IN</sub> 8	I	Input logic control of the output of channel 8	
17	EN	I	Control of drive output enable, 1=off, 0=on (50kΩ pull-up resistor embedded)	
18	CLKEN	I	Control of clock enable, 1=clock disable, 0=clock enable (50kΩ pull-up resistor embedded)	
19	NC	-	No connection.	
20	ATHP	I	Control of active THP enable, 1=disable, 0=enable (50kΩ pull-down resistor embedded)	
21	THP	0	Thermal protection output, open N-MOS drain	
22	Vss	-	Negative low voltage power supply (-5V)	
23	$V_{FP}$	-	Built-in floating gate drive power supply for HV P-MOS @FVSEL=1 External floating gate drive power supply for HV P-MOS @FVSEL=0 (V <sub>PP</sub> -5V)	
24	V <sub>FN</sub>	-	Built-in floating gate drive power supply for HV N-MOS @FVSEL=1  External floating gate drive power supply for HV N-MOS @FVSEL=0 (V <sub>NN</sub> +5V)	
25	V <sub>NN</sub>	-	Negative high voltage power supply (-100 to 0V)	
26	HV <sub>оит</sub> 8	0	High voltage output of channel 8	

Table 21 Pin Configuration (cont.)

Pin#	Pin Name	I/O	Function	
27	$V_{PP}$	-	Positive high voltage power supply (0 to +100V)	
28	HV <sub>OUT</sub> 7	0	High voltage output of channel 7	
29	$V_{NN}$	-	Negative high voltage power supply (-100 to 0V)	
30	HV <sub>оит</sub> 6	0	High voltage output of channel 6	
31	$V_{PP}$	-	Positive high voltage power supply (0 to +100V)	
32	HV <sub>оит</sub> 5	0	High voltage output of channel 5	
33	GND	-	Drive power ground (0V)	
34	HV <sub>OUT</sub> 4	0	High voltage output of channel 4	
35	V <sub>PP</sub>	-	Positive high voltage power supply (0 to +100V)	
36	HV <sub>оит</sub> 3	0	High voltage output of channel 3	
37	$V_{NN}$	-	Negative high voltage power supply (-100 to 0V)	
38	HV <sub>оит</sub> 2	0	High voltage output of channel 2	
39	$V_{PP}$	-	Positive high voltage power supply (0 to +100V)	
40	HV <sub>OUT</sub> 1	0	High voltage output of channel 1	
41	$V_{NN}$	-	Negative high voltage power supply (-100 to 0V)	
42	V <sub>FN</sub>	-	Built-in floating gate drive power supply for HV N-MOS @FVSEL=1 External floating gate drive power supply for HV N-MOS @FVSEL=0 (V <sub>NN</sub> +5V)	
43	$V_{FP}$	-	Built-in floating gate drive power supply for HV P-MOS @FVSEL=1 External floating gate drive power supply for HV P-MOS @FVSEL=0 (V <sub>PP</sub> -5V)	
44	$V_{DD}$	-	Positive low voltage power supply (+5V)	
45	CC0	I	Control of the least significant bit for drive current mode (50kΩ pull-up resistor embedded)	
46	CC1	I	Control of the most significant bit for drive current mode (50kΩ pull-up resistor embedded)	
47	FVSEL	I	Control of floating gate drive power supply, 1=built-in, 0=external (50kΩ pull-up resistor embedded)	
48	GND	-	Drive power ground (0V)	
49	GND	-	Drive power ground (0V)	
50	P <sub>IN</sub> 1	I	Input logic control of the output of channel 1	
51	N <sub>IN</sub> 1	I	Input logic control of the output of channel 1	
52	P <sub>IN</sub> 2	I	Input logic control of the output of channel 2	

### ■ Package

Package Name	Dimension	Tray	Marking	Land	Packing
QFN-52(0808)B	QN052-B-P-SD	QFN8x8-B-T-SD	QN052-B-M-S4	QN052-B-L-SD	QN052-B-K-SD

### ■ Storage, Mounting

#### 1. Storage conditions

- 1.1 The storage location should be kept at 5 to 35°C and 40 to 70% relative humidity. Keeping in a dry box is recommended. Moisture-proof property is assured for 12 months from delivery date for sealed moisture-proof packing, while it is guaranteed for 7 days from unpacked date under the condition above.
- 1. 2 When the storage conditions do not conform to those above or other conditions occur indicating moisture exposure, the ICs should be dried to avoid package cracks. A baking process at 125°C lasting for 24 hours results in sufficient dehumidification. The baking is not allowed more than twice, and the ICs should be mounted within 7 days after initial baking or within 10 days of total exposure after the second dehumidification.

#### 2. Reflow soldering

The temperature rise may be different in the resin and a terminal part due to the reflow soldering. It is necessary to check the package surface temperature (resin) before setting the temperature profile. **Figure 7** shows the resistance to soldering heat condition for package (Reflow method). Confirm the heat resistance of the package shown below. (Based on JEDEC J-STD-020).





Figure 7 Resistance to Soldering Heat Condition for Package (Reflow Method)


### **■** Important Notice

- ABLIC Inc. warrants performance of its hardware products (hereinafter called "products") to the specifications applicable at the time of sale in accordance with the Product Specification. Testing and other quality control techniques are utilized to the extent ABLIC Inc. needs to meet specifications described in the Product Specification. Specific testing of all parameters of each device is not necessarily performed, except those mandated by related laws and/or regulations.
- 2. Should any claim be made within one month of product delivery about products' failure to meet performance described in the Product Specification, all the products in relevant lot(s) shall be re-tested and re-delivered. Products delivered more than one month before such claim shall not be counted for such response.
- 3. ABLIC Inc. assumes no obligation or any way of compensation should any fault about customer products and applications using ABLIC Inc. products be found in marketplace. Only in such a case fault of ABLIC Inc. is evident and products concerned do not meet the Product Specification, compensation shall be conducted if claimed within one year of product delivery up to in the way of product replacement or payment of equivalent amount.
- **4.** ABLIC Inc. reserves the right to make changes to the Product Specification at any time and to discontinue mass production of the relevant products without notice. Customers are advised before placing orders to confirm that the Product Specification of inquiry is the latest version and that the relevant product is currently on mass production status.
- 5. In no event shall ABLIC Inc. be liable for any damage that may result from an accident or any other cause during operation of the user's units according to the Product Specification. ABLIC Inc. assumes no responsibility for any intellectual property claims or any other problems that may result from applications of information, products or circuits described in the Product Specification.
- **6.** No license is granted by the Product Specification under any patents or other rights of any third party or ABLIC Inc.
- 7. The Product Specification may not be reproduced or duplicated, in any form, in whole or in part, without the expressed written permission of ABLIC Inc.
- 8. Resale of ABLIC Inc. products with statements different from or beyond the parameters described in the Product Specification voids all express and any implied warranties for the products, and is an unfair and deceptive business practice. ABLIC Inc. is not responsible or liable for any such statements.
- **9.** Products (technologies) described in the Product Specification are not to be provided to any party whose purpose in their application will hinder maintenance of international peace and safety nor are they to be applied to that purpose by their direct purchasers or any third party. When exporting those products (technologies), the necessary procedures are to be taken in accordance with related laws and regulations.

#### ■ Cautions


- Customers are advised to follow the cautions below to protect products from damage caused by electrical static discharge (ESD).
  - **1.1** Material of container or any device to carry products should be free from ESD, which may be caused by vibration while transportation. It is recommended that electric-conductive container or aluminum sheet be used as an effective countermeasure.
  - **1.2** Those that touch products, such as work platform, machine, or measurement/test equipment, should be grounded.
  - 1.3 Those who deal with products should be grounded through a large series impedance around  $100k\Omega$  to  $1M\Omega$ .
  - **1.4** Prevent friction with other materials made with high polymer.
  - **1.5** Prevent vibration or friction when carrying the printed circuit board (PCB) where products are mounted. To short circuit terminals is a recommended countermeasure to keep the same electric potential on the PCB.
  - 1. 6 Avoid dealing with or storing products in an extremely arid environment.
- 2. "Absolute maximum ratings" should never be exceeded during use regardless of any change in external conditions. Otherwise, products may be damaged or destroyed. In no event shall ABLIC Inc. be liable for any failure in products or any secondary damage resulting from use at a value exceeding the absolute maximum ratings.
- 3. Products may experience failures due to accident or unexpected surge voltages. Accordingly, adopt safe design features, such as redundancy or prevention of erroneous action, to avoid extensive damage in the event of a failure. (If a semiconductor device fails, there may be cases in which the semiconductor device, wiring or wiring pattern will emit smoke or cause a fire or in which the semiconductor device will burst.)
- 4. Products may experience failures or malfunction in poor surroundings, such as electrical leakage in products due to long-term use in high humidity, malfunctioning or permanent damage due to chemical reaction of products in corrosive environment or due to discharge by strongly charged object near products or due to excessive mechanical shock. To use products in radiation environment is not assumed. To use products near material easy to ignite may cause a fire due to its flammable package. Avoid using products in such environment or take appropriate countermeasures depending on the environment.
- 5. Products are not designed, manufactured, or warranted to be suitable for use where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment, life-support-related medical equipment, fuel control equipment and various kinds of safety equipment). Inclusion of products in such application shall be fully at the risk of customers. ABLIC Inc. assumes no liability for applications assistance, customer product design, or performance.







# No. QN052-B-P-SD-1.0

TITLE	QFN52-B-PKG Dimensions			
No.	QN052-B-P-SD-1.0			
ANGLE	<b>♦</b> €			
UNIT	mm			
ABLIC Inc.				








### No. QFN8x8-B-T-SD-1.0

TITLE	QFN8x8-B-Tray		
No.	QFN8x8-B-T-SD-1.0		
ANGLE		QTY.	260
UNIT	mm		
ABLIC Inc.			



(1) : Year of assembly

(2) : Month of assembly

(3) : Week of assembly


(4) to (12) : Product code

(13) to (22): Quality control code

(A) : 1-pin mark


### No. QN052-B-M-S4-1.0

TITLE	QFN52-B-Markings (S-UV5583)		
No.	QN052-B-M-S4-1.0		
ANGLE			
UNIT	TYPE LASER		
	ABLIC Inc.		



### No. QN052-B-L-SD-1.0

TITLE	QFN52-B -Land Recommendation		
No.	QN052-B-L-SD-1.0		
ANGLE			
UNIT	mm		
ABLIC Inc.			



### No. QN052-B-K-SD-1.0

TITLE	QFN52-B -Packing Procedure	
No.	QN052-B-K-SD-1.0	
ANGLE		
UNIT		
ABLIC Inc.		

### **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

