

The ABLIC Inc. HDL6V5582 is an eight-channel, high-voltage, high-speed fully-integrated pulser for medical ultrasound imaging applications. The HDL6V5582 consists of logic interface, level translators, MOSFET gate drive buffers with internally-generated floating voltage supplies, and high-voltage, high-current MOSFETs for pulsing and active ground damping for each channel.

## Functions

The HDL6V5582 can be used as

- 8-channel, 3-level pulser with active ground damping with 2-input per channel
- 4-channel, 5-level pulser with active ground damping with 3-input per channel

## Features

- 0 to  $\pm 100\text{V}$  output voltage
- $\pm 1.8\text{A}$  source and sink peak current for pulsing with output blocking high-voltage (HV) diodes
- $\pm 0.5\text{A}$  source and sink peak current for active ground damping with output blocking HV diodes
- $25\Omega$  ( $\pm 0.5\text{A}$ ) active high-voltage clamping without output blocking HV diodes (analog SW type)
- $500\Omega$  ( $\pm 0.05\text{A}$ ) active ground damping without output blocking HV diodes (analog SW type)
- Internally-generated floating voltage supplies to the gate drive buffers
- 3-to-5 decoder with clock/transparent mode control for 5-level operation
- Up to 20MHz operation frequency (@ $\pm 60\text{V}$  output, 220pF load)
- 1.8V to 5V CMOS logic interface
- 4-mode output drive current control for power saving
- Thermal protection
- Latch-up free, less crosstalk between channels (SOI CMOS technology)
- 52-lead 8mm x 8mm QFN package (RoHS compliant)




Fig.1 Block diagram

## 1. Absolute Maximum Ratings

T<sub>A</sub>=25°C unless otherwise noted.

Table 1 Absolute Maximum Ratings

No.	Items	Symbol	Value	Units
1	Positive logic supply	V <sub>LL</sub>	-0.4 to +7	V
2	Positive logic and level translator supply	V <sub>DD</sub>	-0.4 to +7	V
3	Negative logic and level translator supply	V <sub>SS</sub>	-7 to +0.4	V
4	Positive high voltage supplies (x=1,2)	V <sub>PPX</sub>	-0.5 to +105	V
5	Negative high voltage supplies (x=1,2)	V <sub>NNX</sub>	-105 to +0.5	V
6	Differential high voltage supplies (x=1,2)	V <sub>PPX</sub> - V <sub>NNX</sub>	+210	V
7	High voltage outputs (x=1~8)*	HV <sub>OUTX</sub>	-105 to +105	V
8	THP (THERmal Protection) output	THP	-0.4 to +7	V
9	All logic input voltages (x=1~8)	P <sub>INX</sub> , N <sub>INX</sub> , EN, CLK, CLKEN, CC1, CC0, ATHP, MODE	-0.4 to +7	V
10	Operating junction temperature	T <sub>Jop</sub>	-20 to +150	°C
11	Storage temperature	T <sub>STG</sub>	-55 to +150	°C
12	Maximum power dissipation	P <sub>Dmax</sub>	4	W

Note: Stresses beyond the absolute maximum ratings may cause permanent damage to the product.

## 2. Operating Supply Voltages, Conditions, and Circuits (Recommended)

### 2.1 Operating Supply Voltages and Conditions

Table 2 Recommended Operating Supply Voltages and Conditions

No	Items	Symbol	Min	Typ	Max	Units	Condition
1	Logic voltage supply	V <sub>LL</sub>	2.4	2.5 to 5	V <sub>DD</sub>	V	Clock mode(≤80MHz)
			2.6	2.7 to 5	V <sub>DD</sub>	V	Clock mode(≤100MHz)
			1.7	1.8 to 5	V <sub>DD</sub>	V	Transparent mode
2	Positive low voltage supply	V <sub>DD</sub>	4.75	5	5.25	V	
3	Negative low voltage supply	V <sub>SS</sub>	-5.25	-5	-4.75	V	
4	Positive high voltage supplies (x=1,2)	V <sub>PPX</sub>	0	-	100	V	
5	Negative high voltage supplies (x=1,2)	V <sub>NNX</sub>	-100	-	0	V	
6	Differential high voltage supplies (x=1,2)	V <sub>PPX</sub> - V <sub>NNX</sub>	0	-	200	V	
7	High-level logic input voltage	V <sub>IH</sub>	0.8V <sub>LL</sub>	-	V <sub>LL</sub>	V	
8	Low-level logic input voltage	V <sub>IL</sub>	0	-	0.2V <sub>LL</sub>	V	
9	IC substrate voltage *	V <sub>SUB</sub>	-	0	-	V	
10	Slew rate limit of V <sub>PPX</sub> , V <sub>NNX</sub> (x=1,2)	SR <sub>MAX</sub>	-	-	25	V/ms	
11	Operating free-air temperature	T <sub>A</sub>	0	25	75	°C	

Note: \* Substrate bottom is internally connected to the central thermal pad on the bottom of the package.  
It must be soldered to the ground.

## 2.2 Power-Up/Down Sequence

### Power-Up Sequence

1	V <sub>LL</sub>
2	V <sub>DD</sub> , V <sub>SS</sub>
3	Set EN=1 *
4	V <sub>PP1</sub> , V <sub>PP2</sub> , V <sub>NN1</sub> , V <sub>NN2</sub>
5	Logic control signals

### Power-Down Sequence

1	Set EN=1 *
2	V <sub>PP1</sub> , V <sub>PP2</sub> , V <sub>NN1</sub> , V <sub>NN2</sub>
3	V <sub>DD</sub> , V <sub>SS</sub>
4	V <sub>LL</sub>

### High-voltage Change Sequence during Power-ON

1	Set EN=1 *
2	Change V <sub>PP1</sub> , V <sub>PP2</sub> , V <sub>NN1</sub> , V <sub>NN2</sub>
3	Logic control signals

#### Note:

\* If CLKEN=0 (clock mode), it is required to set EN=1 before applying high voltages in order to avoid failure. EN=1 sets HV<sub>OUTX</sub> to high-impedance (HiZ) regardless of clock state.

If CLKEN=1 (transparent mode), it is also workable to set P<sub>INX</sub>=N<sub>INX</sub>=0 instead of EN=1.

#### Note:

It is indispensable to avoid the occurrence of the excessive voltage beyond the maximum rating in applying and cutting of the power supplies.



## 2.3 Application Circuits (Cont.)

(b) 4-channel 5-level pulser with active ground damping (MODE=0)




Fig. 2-(b) Typical Application Circuit-2

Note:

1. High-voltage power supply pins,  $V_{PPX}/V_{NNX}$  ( $x=1,2$ ), can draw fast transient currents up to  $\pm 1.8\text{A}$ . Therefore, ceramic capacitors of over  $200\text{V}$   $0.1\mu\text{F}$  to  $1\mu\text{F}$  (C1-8) should be connected as close to the pins as possible for bypassing purpose. Ceramic capacitors of over  $15\text{V}$   $0.1\mu\text{F}$  to  $1\mu\text{F}$  (C13-15) should also be connected close to the low-voltage power supply pins,  $V_{LL}/V_{DD}/V_{SS}$ .
2. Ceramic capacitors of over  $15\text{V}$   $0.1\mu\text{F}$  to  $1\mu\text{F}$  (C9-12) should be connected between each floating voltage pin ( $V_{FPX}/V_{FNX}$ ) and high-voltage power supply pin for bypassing purpose. Connect those as close to the pins as possible.
3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
4. The thermal tab on the bottom of the package must be soldered to the GND.
5. **[PRECAUTION]** External high-voltage clamp diodes between  $HV_{OUTX}$  and  $V_{PP1}/V_{NN1}$  (highest voltage) as shown in Fig.2-(b) are strongly recommended to avoid excessive voltage overshoot caused by a reflection from a probe.

### 3. Electrical Characteristics

#### 3.1 MODE=1 (8-channel 3-level pulser with active ground damping)

##### DC Characteristics

Table 3 DC Characteristics

$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $T_A=25^{\circ}C$ , 220pF//1kΩ load, MODE=1, CLK=0, CLKEN=1, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Input logic high current	$I_{IH}$	-10	-	10	μA	$P_{INX}$ , $N_{INX}$ , EN, CC1, CC0, CLK, CLKEN, MODE
			-	66	-	μA	ATHP 50kΩ internal pull-down resistor
2	Input logic low current	$I_{IL}$	-10	-	10	μA	$P_{INX}$ , $N_{INX}$ , CLK, ATHP
			-	66	-	μA	EN, CC1, CC0, CLKEN, MODE 50kΩ internal pull-up resistor
3	Input logic capacitance	$C_{IN}$	-	2	-	pF	-
4	$V_{LL}$ current	$I_{LLQD}$	-	0.5	-	μA	Quiescent current-1  EN=1(Disable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$
5	$V_{DD}$ current	$I_{DDQD}$	-	2.0	-	mA	
6	$V_{SS}$ current	$I_{SSQD}$	-	1.0	-	mA	
7	$V_{PP1}$ current	$I_{PP1QD}$	-	0.2	-	mA	
8	$V_{NN1}$ current	$I_{NN1QD}$	-	0.2	-	mA	
9	$V_{PP2}$ current	$I_{PP2QD}$	-	0.2	-	mA	
10	$V_{NN2}$ current	$I_{NN2QD}$	-	0.2	-	mA	
11	$V_{LL}$ current	$I_{LLQE}$	-	66	-	μA	Quiescent current-2  EN=0(Enable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$
12	$V_{DD}$ current	$I_{DDQE}$	-	8.0	-	mA	
13	$V_{SS}$ current	$I_{SSQE}$	-	7.5	-	mA	
14	$V_{PP1}$ current	$I_{PP1QE}$	-	1.3	-	mA	
15	$V_{NN1}$ current	$I_{NN1QE}$	-	1.4	-	mA	
16	$V_{PP2}$ current	$I_{PP2QE}$	-	1.3	-	mA	
17	$V_{NN2}$ current	$I_{NN2QE}$	-	1.4	-	mA	
18	$V_{LL}$ current	$I_{LLPW}$	-	75	-	μA	Operating current-1 8-channel active Bipolar 1-cycle $f=5MHz$ , $PRT=200\mu s$ $V_{PP1}/V_{NN1}=+/-60V$ $V_{PP2}/V_{NN2}=+/-60V$
19	$V_{DD}$ current	$I_{DDPW}$	-	8.1	-	mA	
20	$V_{SS}$ current	$I_{SSPW}$	-	7.6	-	mA	
21	$V_{PP1}$ current	$I_{PP1PW}$	-	1.8	-	mA	
22	$V_{NN1}$ current	$I_{NN1PW}$	-	2.2	-	mA	
23	$V_{PP2}$ current	$I_{PP2PW}$	-	1.8	-	mA	
24	$V_{NN2}$ current	$I_{NN2PW}$	-	2.2	-	mA	

Table 3 DC Characteristics (cont.)

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
25	V <sub>LL</sub> current	I <sub>LLCW4</sub>	-	0.49	-	mA	Operating current-2 8-channel active Bipolar Continuous Wave Current mode=4 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
26	V <sub>DD</sub> current	I <sub>DDCW4</sub>	-	60	-	mA	
27	V <sub>SS</sub> current	I <sub>SSCW4</sub>	-	60	-	mA	
28	V <sub>PP1</sub> current	I <sub>PP1CW4</sub>	-	90	-	mA	
29	V <sub>NN1</sub> current	I <sub>NN1CW4</sub>	-	88	-	mA	
30	V <sub>PP2</sub> current	I <sub>PP2CW4</sub>	-	90	-	mA	
31	V <sub>NN2</sub> current	I <sub>NN2CW4</sub>	-	88	-	mA	
32	V <sub>LL</sub> current	I <sub>LLCW3</sub>	-	0.56	-	mA	Operating current-3 8-channel active Bipolar Continuous Wave Current mode=3 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
33	V <sub>DD</sub> current	I <sub>DDCW3</sub>	-	55	-	mA	
34	V <sub>SS</sub> current	I <sub>SSCW3</sub>	-	53	-	mA	
35	V <sub>PP1</sub> current	I <sub>PP1CW3</sub>	-	86	-	mA	
36	V <sub>NN1</sub> current	I <sub>NN1CW3</sub>	-	84	-	mA	
37	V <sub>PP2</sub> current	I <sub>PP2CW3</sub>	-	86	-	mA	
38	V <sub>NN2</sub> current	I <sub>NN2CW3</sub>	-	84	-	mA	
39	V <sub>LL</sub> current	I <sub>LLCW2</sub>	-	0.56	-	mA	Operating current-4 8-channel active Bipolar Continuous Wave Current mode=2 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
40	V <sub>DD</sub> current	I <sub>DDCW2</sub>	-	51	-	mA	
41	V <sub>SS</sub> current	I <sub>SSCW2</sub>	-	47	-	mA	
42	V <sub>PP1</sub> current	I <sub>PP1CW2</sub>	-	82	-	mA	
43	V <sub>NN1</sub> current	I <sub>NN1CW2</sub>	-	80	-	mA	
44	V <sub>PP2</sub> current	I <sub>PP2CW2</sub>	-	82	-	mA	
45	V <sub>NN2</sub> current	I <sub>NN2CW2</sub>	-	80	-	mA	
46	V <sub>LL</sub> current	I <sub>LLCW1</sub>	-	0.62	-	mA	Operating current-5 8-channel active Bipolar Continuous Wave Current mode=1 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
47	V <sub>DD</sub> current	I <sub>DDCW1</sub>	-	46	-	mA	
48	V <sub>SS</sub> current	I <sub>SSCW1</sub>	-	41	-	mA	
49	V <sub>PP1</sub> current	I <sub>PP1CW1</sub>	-	75	-	mA	
50	V <sub>NN1</sub> current	I <sub>NN1CW1</sub>	-	74	-	mA	
51	V <sub>PP2</sub> current	I <sub>PP2CW1</sub>	-	75	-	mA	
52	V <sub>NN2</sub> current	I <sub>NN2CW1</sub>	-	74	-	mA	

## AC Characteristics

Table 4 AC Characteristics

$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $T_A=25^{\circ}C$ , 220pF//1k $\Omega$  load, EN=0, 8-channel active, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Delay time on outputs rise	$t_{dr(on)}$	-	44	-	ns	Bipolar half cycle f=5MHz, PRT=200 $\mu$ s $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.3
2	Delay time on outputs fall	$t_{df(on)}$	-	44	-	ns	
3	Delay time off outputs rise	$t_{dr(off)}$	-	44	-	ns	
4	Delay time off outputs fall	$t_{df(off)}$	-	44	-	ns	
5	$ t_{dr(on)}-t_{df(on)} $ Delay time matching	$\Delta t_{delay(on)}$	-	$\pm 1$		ns	
6	$ t_{dr(off)}-t_{df(off)} $ Delay time matching	$\Delta t_{delay(off)}$	-	$\pm 1$		ns	
7	Output frequency range	$f_{OUT}$	-	-	20	MHz	Bipolar 2-cycle f=5MHz, PRT=200 $\mu$ s $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.4
8	Output rise time	$t_r$	-	18	-	ns	
9	Output fall time	$t_f$	-	18	-	ns	
10	Second harmonic distortion	HD2	-	-40	-	dBc	
11	Delay jitter on rise or fall	$t_{Jr}$ , $t_{Jf}$	-	20	-	ps	Bipolar Continuous, f=5MHz $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-5V$ Current mode=1, See Fig.5
12	Enable time	$t_{EN}$	-	44	-	ns	EN fall edge to output burst
13	Disable time	$t_{DIS}$	-	80	-	ns	EN rise edge to no output

## Thermal Protection Characteristics

Table 5 Thermal Protection Characteristics

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	THP pull-up voltage	$V_{PUTHP}$	-	-	5.25	V	Open drain
2	THP output current	$I_{THP}$	-	1.0	-	mA	-
3	THP output low voltage	$V_{OLTHP}$	-	-	1.0	V	$V_{LL}=3.3V$ , $I_{THP}=1mA$
4	THP temperature threshold	$T_{THP}$	90	110	130	$^{\circ}C$	
5	THP reset hysteresis	$T_{HYSTHP}$	-	10	-	$^{\circ}C$	

## Device Characteristics

Table 6 Output P-Channel MOSFET Characteristics

$T_A=25^{\circ}C$

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Output saturation current	$I_{OUTP}$	-	-1.8	-	A	$V_{gs}=-5V$ , $V_{ds}=-100V$
2	Channel resistance	$R_{ONP}$	-	7	-	$\Omega$	$V_{gs}=-5V$ , $I_d=-0.5A$
3	Output capacitance	$C_{OSSP}$	-	30	-	pF	$V_{gs}=0V$ , $V_{ds}=-10V$ , f=1MHz

Note: These items above are not tested when shipped.



Table 7 Output N-Channel MOSFET Characteristics

 $T_A=25^\circ\text{C}$ 

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Output saturation current	$I_{OUTN}$	-	1.8	-	A	$V_{GS}=5\text{V}$ , $V_{DS}=100\text{V}$
2	Channel resistance	$R_{ONN}$	-	7	-	$\Omega$	$V_{GS}=5\text{V}$ , $I_D=0.5\text{A}$
3	Output capacitance	$C_{OSSN}$	-	10	-	pF	$V_{GS}=0\text{V}$ , $V_{DS}=10\text{V}$ , $f=1\text{MHz}$

Note: These items above are not tested when shipped.

Table 8 Output P-Channel Damp MOSFET Characteristics

 $T_A=25^\circ\text{C}$ 

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Output saturation current	$I_{OUTPD}$	-	-0.5	-	A	$V_{GS}=-5\text{V}$ , $V_{DS}=-100\text{V}$
2	Channel resistance	$R_{ONPD}$	-	25	-	$\Omega$	$V_{GS}=-5\text{V}$ , $I_D=-0.1\text{A}$
3	Output capacitance	$C_{OSSPD}$	-	8	-	pF	$V_{GS}=0\text{V}$ , $V_{DS}=-10\text{V}$ , $f=1\text{MHz}$

Note: These items above are not tested when shipped.

Table 9 Output N-Channel Damp MOSFET Characteristics

 $T_A=25^\circ\text{C}$ 

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Output saturation current	$I_{OUTND}$	-	0.5	-	A	$V_{GS}=5\text{V}$ , $V_{DS}=100\text{V}$
2	Channel resistance	$R_{ONND}$	-	25	-	$\Omega$	$V_{GS}=5\text{V}$ , $I_D=0.1\text{A}$
3	Output capacitance	$C_{OSSND}$	-	3	-	pF	$V_{GS}=0\text{V}$ , $V_{DS}=10\text{V}$ , $f=1\text{MHz}$

Note: These items above are not tested when shipped.

Table 10 Active Clamper/Damper Characteristics

 $T_A=25^\circ\text{C}$ 

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	On-state resistance ( $P_{XC}$ )	$R_{ONPC}$	-	25	-	$\Omega$	$V_{GS}=-5\text{V}$ , $I_D=-0.1\text{A}$
2	On-state resistance ( $N_{XC}$ )	$R_{ONNC}$	-	25	-	$\Omega$	$V_{GS}=5\text{V}$ , $I_D=0.1\text{A}$
3	On-state resistance ( $G_{XD}$ )	$R_{ONGD}$	-	500	-	$\Omega$	$V_{GS}=5\text{V}$ , $I_D=0.01\text{A}$

Note: These items above are not tested when shipped.

Table 11 Output HV Diode Characteristics

 $T_A=25^\circ\text{C}$ 

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Forward voltage	$V_{FDHV}$	-	1.0	-	V	$I_F=100\text{mA}$
2	Reverse voltage	$V_{RDHV}$	200	-	-	V	$I_R=1\mu\text{A}$

Note: These items above are not tested when shipped.

### 3.2 MODE=0 (4-channel 5-level pulser with active ground damping)

#### 3.2.1 Clock Mode (CLKEN=0)

##### DC Characteristics

Table 12 DC Characteristics (Clock mode)

$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $T_A=25^{\circ}C$ , 220pF//1k $\Omega$  load, MODE=0, CLK=100MHz, CLKEN=0, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Input logic high current	$I_{IH}$	-10	-	10	$\mu A$	INx_2, INx_1, INx_0, EN, CC1, CC0, CLK, CLKEN, MODE
			-	66	-	$\mu A$	ATHP 50k $\Omega$ internal pull-down resistor
2	Input logic low current	$I_{IL}$	-10	-	10	$\mu A$	INx_2, INx_1, INx_0, CLK, ATHP
			-	66	-	$\mu A$	EN, CC1, CC0, CLKEN, MODE 50k $\Omega$ internal pull-up resistor
3	Input logic capacitance	$C_{IN}$	-	2	-	pF	-
4	$V_{LL}$ current	$I_{LLQD}$	-	0.62	-	mA	Quiescent current-1  EN=1(Disable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$
5	$V_{DD}$ current	$I_{DDQD}$	-	7.0	-	mA	
6	$V_{SS}$ current	$I_{SSQD}$	-	1.0	-	mA	
7	$V_{PP1}$ current	$I_{PP1QD}$	-	0.20	-	mA	
8	$V_{NN1}$ current	$I_{NN1QD}$	-	0.20	-	mA	
9	$V_{PP2}$ current	$I_{PP2QD}$	-	0.20	-	mA	
10	$V_{NN2}$ current	$I_{NN2QD}$	-	0.20	-	mA	
11	$V_{LL}$ current	$I_{LLQE}$	-	0.67	-	mA	Quiescent current-2  EN=0(Enable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$
12	$V_{DD}$ current	$I_{DDQE}$	-	13	-	mA	
13	$V_{SS}$ current	$I_{SSQE}$	-	7.5	-	mA	
14	$V_{PP1}$ current	$I_{PP1QE}$	-	1.3	-	mA	
15	$V_{NN1}$ current	$I_{NN1QE}$	-	1.4	-	mA	
16	$V_{PP2}$ current	$I_{PP2QE}$	-	1.3	-	mA	
17	$V_{NN2}$ current	$I_{NN2QE}$	-	1.4	-	mA	
18	$V_{LL}$ current	$I_{LLPW}$	-	0.77	-	mA	Operating current-1 4-channel active Bipolar 3-level 1-cycle f=5MHz, PRT=200 $\mu s$ $V_{PP1}/V_{NN1}=+/-60V$ $V_{PP2}/V_{NN2}=+/-60V$
19	$V_{DD}$ current	$I_{DDPW}$	-	17	-	mA	
20	$V_{SS}$ current	$I_{SSPW}$	-	7.6	-	mA	
21	$V_{PP1}$ current	$I_{PP1PW}$	-	1.9	-	mA	
22	$V_{NN1}$ current	$I_{NN1PW}$	-	2.4	-	mA	
23	$V_{PP2}$ current	$I_{PP2PW}$	-	1.3	-	mA	
24	$V_{NN2}$ current	$I_{NN2PW}$	-	1.4	-	mA	

Table 12 DC Characteristics (Clock mode; cont.)

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
25	V <sub>LL</sub> current	I <sub>LLPW</sub>	-	0.77	-	mA	Operating current-2 4-channel active Bipolar 5-level 1-cycle f=4.2MHz, PRT=200 $\mu$ s V <sub>PP1</sub> /V <sub>NN1</sub> =+/-60V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-30V EN=0, ATHP=0 Current mode=4 See Fig.9
26	V <sub>DD</sub> current	I <sub>DDPW</sub>	-	17	-	mA	
27	V <sub>SS</sub> current	I <sub>SSPW</sub>	-	7.8	-	mA	
28	V <sub>PP1</sub> current	I <sub>PP1PW</sub>	-	1.7	-	mA	
29	V <sub>NN1</sub> current	I <sub>NN1PW</sub>	-	1.9	-	mA	
30	V <sub>PP2</sub> current	I <sub>PP2PW</sub>	-	1.5	-	mA	
31	V <sub>NN2</sub> current	I <sub>NN2PW</sub>	-	1.8	-	mA	Operating current-3 4-channel active Bipolar 3-level Continuous Current mode=4 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
32	V <sub>LL</sub> current	I <sub>LLCW4</sub>	-	1.0	-	mA	
33	V <sub>DD</sub> current	I <sub>DDCW4</sub>	-	43	-	mA	
34	V <sub>SS</sub> current	I <sub>SSCW4</sub>	-	33	-	mA	
35	V <sub>PP1</sub> current	I <sub>PP1CW4</sub>	-	100	-	mA	
36	V <sub>NN1</sub> current	I <sub>NN1CW4</sub>	-	96	-	mA	
37	V <sub>PP2</sub> current	I <sub>PP2CW4</sub>	-	1.3	-	mA	Operating current-4 4-channel active Bipolar 3-level Continuous Current mode=3 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
38	V <sub>NN2</sub> current	I <sub>NN2CW4</sub>	-	1.4	-	mA	
39	V <sub>LL</sub> current	I <sub>LLCW3</sub>	-	1.1	-	mA	
40	V <sub>DD</sub> current	I <sub>DDCW3</sub>	-	40	-	mA	
41	V <sub>SS</sub> current	I <sub>SSCW3</sub>	-	30	-	mA	
42	V <sub>PP1</sub> current	I <sub>PP1CW3</sub>	-	95	-	mA	
43	V <sub>NN1</sub> current	I <sub>NN1CW3</sub>	-	92	-	mA	Operating current-5 4-channel active Bipolar 3-level Continuous Current mode=2 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
44	V <sub>PP2</sub> current	I <sub>PP2CW3</sub>	-	1.2	-	mA	
45	V <sub>NN2</sub> current	I <sub>NN2CW3</sub>	-	1.3	-	mA	
46	V <sub>LL</sub> current	I <sub>LLCW2</sub>	-	1.1	-	mA	
47	V <sub>DD</sub> current	I <sub>DDCW2</sub>	-	38	-	mA	
48	V <sub>SS</sub> current	I <sub>SSCW2</sub>	-	27	-	mA	
49	V <sub>PP1</sub> current	I <sub>PP1CW2</sub>	-	89	-	mA	Operating current-6 4-channel active Bipolar 3-level Continuous Current mode=1 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
50	V <sub>NN1</sub> current	I <sub>NN1CW2</sub>	-	87	-	mA	
51	V <sub>PP2</sub> current	I <sub>PP2CW2</sub>	-	1.1	-	mA	
52	V <sub>NN2</sub> current	I <sub>NN2CW2</sub>	-	1.2	-	mA	
53	V <sub>LL</sub> current	I <sub>LLCW1</sub>	-	1.2	-	mA	
54	V <sub>DD</sub> current	I <sub>DDCW1</sub>	-	35	-	mA	
55	V <sub>SS</sub> current	I <sub>SSCW1</sub>	-	23	-	mA	
56	V <sub>PP1</sub> current	I <sub>PP1CW1</sub>	-	82	-	mA	
57	V <sub>NN1</sub> current	I <sub>NN1CW1</sub>	-	81	-	mA	
58	V <sub>PP2</sub> current	I <sub>PP2CW1</sub>	-	1.0	-	mA	
59	V <sub>NN2</sub> current	I <sub>NN2CW1</sub>	-	1.1	-	mA	

AC Characteristics

Table 13 AC Characteristics (Clock mode)

$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $T_A=25^{\circ}C$ , 220pF//1k $\Omega$  load, MODE=0, EN=0, CLK=100MHz, CLKEN=0, 4-channel active, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Input clock frequency	$f_{CLK}$	-	100	-	MHz	See Fig.6 $D = \tau / T$
2	Duty cycle	D	40	50	60	%	
3	Setup time	$t_{SU}$	0.0	-	-	ns	
4	Hold time	$t_{HOLD}$	4.0	-	-	ns	
5	Delay time on outputs rise	$t_{dr(on)}$	-	57	-	ns	Bipolar 3-level half cycle $f=5MHz$ , $PRT=200\mu s$ $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.7
6	Delay time on outputs fall	$t_{df(on)}$	-	57	-	ns	
7	Delay time off outputs rise	$t_{dr(off)}$	-	57	-	ns	
8	Delay time off outputs fall	$t_{df(off)}$	-	57	-	ns	
9	$ t_{dr(on)}-t_{df(on)} $ Delay time matching	$\Delta t_{delay(on)}$	-	$\pm 1$	$\pm 3$	ns	
10	$ t_{dr(off)}-t_{df(off)} $ Delay time matching	$\Delta t_{delay(off)}$	-	$\pm 1$	$\pm 3$	ns	
11	Output frequency range	$f_{OUT}$	-	-	20	MHz	Bipolar 3-level 2-cycle $f=5MHz$ , $PRT=200\mu s$ $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.8
12	Output rise time	$t_r$	-	19	-	ns	
13	Output fall time	$t_f$	-	19	-	ns	
14	Second harmonic distortion	HD2	-	-40	-	dBc	
15	Second harmonic distortion	HD2	-	-40	-	dBc	Bipolar 5-level 1-cycle, $f=4.2MHz$ $PRT=200\mu s$ , Current mode=4 $V_{PP1}/V_{NN1}=+/-60V$ $V_{PP2}/V_{NN2}=+/-30V$ , See Fig.9
16	Delay jitter on rise or fall	$t_{Jr}$ , $t_{Jf}$	-	20	-	ps	Bipolar Continuous, $f=5MHz$ $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-5V$ Current mode=1, See Fig.10
17	Enable time	$t_{EN}$	-	57	-	ns	EN fall edge to output burst
18	Disable time	$t_{DIS}$	-	80	-	ns	EN rise edge to no output

See Table 5 through 11 for the characteristics of Thermal Protection, and Devices.

### 3.2.2 Transparent Mode (CLKEN=1, CLK=0)

Table 14 DC Characteristics (Transparent mode)

$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $T_A=25^{\circ}C$ , 220pF//1kΩ load, MODE=0, CLK=0, CLKEN=1, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Input logic high current	$I_{IH}$	-10	-	10	μA	INx_2, INx_1, INx_0, EN, CC1, CC0, CLK, CLKEN, MODE
			-	66	-	μA	ATHP 50kΩ internal pull-down resistor
2	Input logic low current	$I_{IL}$	-10	-	10	μA	INx_2, INx_1, INx_0, CLK, ATHP
			-	66	-	μA	EN, CC1, CC0, CLKEN, MODE 50kΩ internal pull-up resistor
3	Input logic capacitance	$C_{IN}$	-	2	-	pF	-
4	$V_{LL}$ current	$I_{LLQD}$	-	66	-	μA	Quiescent current-1 EN=1(Disable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$
5	$V_{DD}$ current	$I_{DDQD}$	-	2.0	-	mA	
6	$V_{SS}$ current	$I_{SSQD}$	-	1.0	-	mA	
7	$V_{PP1}$ current	$I_{PP1QD}$	-	0.20	-	mA	
8	$V_{NN1}$ current	$I_{NN1QD}$	-	0.20	-	mA	
9	$V_{PP2}$ current	$I_{PP2QD}$	-	0.20	-	mA	
10	$V_{NN2}$ current	$I_{NN2QD}$	-	0.20	-	mA	
11	$V_{LL}$ current	$I_{LLQE}$	-	0.14	-	mA	Quiescent current-2 EN=0(Enable), ATHP=0 Current mode=4 $V_{PP1}/V_{NN1}=+/-100V$ $V_{PP2}/V_{NN2}=+/-100V$
12	$V_{DD}$ current	$I_{DDQE}$	-	8.0	-	mA	
13	$V_{SS}$ current	$I_{SSQE}$	-	7.5	-	mA	
14	$V_{PP1}$ current	$I_{PP1QE}$	-	1.3	-	mA	
15	$V_{NN1}$ current	$I_{NN1QE}$	-	1.4	-	mA	
16	$V_{PP2}$ current	$I_{PP2QE}$	-	1.3	-	mA	
17	$V_{NN2}$ current	$I_{NN2QE}$	-	1.4	-	mA	
18	$V_{LL}$ current	$I_{LLPW}$	-	0.14	-	mA	Operating current-1 4-channel active Bipolar 3-level 1-cycle $f=5MHz$ , $PRT=200\mu s$ $V_{PP1}/V_{NN1}=+/-60V$ $V_{PP2}/V_{NN2}=+/-60V$
19	$V_{DD}$ current	$I_{DDPW}$	-	8.1	-	mA	
20	$V_{SS}$ current	$I_{SSPW}$	-	7.6	-	mA	
21	$V_{PP1}$ current	$I_{PP1PW}$	-	1.9	-	mA	
22	$V_{NN1}$ current	$I_{NN1PW}$	-	2.4	-	mA	
23	$V_{PP2}$ current	$I_{PP2PW}$	-	1.3	-	mA	
24	$V_{NN2}$ current	$I_{NN2PW}$	-	1.4	-	mA	

Table 14 DC Characteristics (Transparent mode; cont.)

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
25	V <sub>LL</sub> current	I <sub>LLPW</sub>	-	0.14	-	mA	Operating current-2 4-channel active Bipolar 5-level 1-cycle f=4.2MHz, PRT=200μs V <sub>PP1</sub> /V <sub>NN1</sub> =+/-60V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-30V EN=0, ATHP=0 Current mode=4 See Fig.9
26	V <sub>DD</sub> current	I <sub>DDPW</sub>	-	8.1	-	mA	
27	V <sub>SS</sub> current	I <sub>SSPW</sub>	-	7.8	-	mA	
28	V <sub>PP1</sub> current	I <sub>PP1PW</sub>	-	1.7	-	mA	
29	V <sub>NN1</sub> current	I <sub>NN1PW</sub>	-	1.9	-	mA	
30	V <sub>PP2</sub> current	I <sub>PP2PW</sub>	-	1.5	-	mA	
31	V <sub>NN2</sub> current	I <sub>NN2PW</sub>	-	1.8	-	mA	Operating current-3 4-channel active Bipolar 3-level Continuous Current mode=4 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
32	V <sub>LL</sub> current	I <sub>LLCW4</sub>	-	0.35	-	mA	
33	V <sub>DD</sub> current	I <sub>DDCW4</sub>	-	34	-	mA	
34	V <sub>SS</sub> current	I <sub>SSCW4</sub>	-	33	-	mA	
35	V <sub>PP1</sub> current	I <sub>PP1CW4</sub>	-	99	-	mA	
36	V <sub>NN1</sub> current	I <sub>NN1CW4</sub>	-	95	-	mA	
37	V <sub>PP2</sub> current	I <sub>PP2CW4</sub>	-	1.3	-	mA	Operating current-4 4-channel active Bipolar 3-level Continuous Current mode=3 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
38	V <sub>NN2</sub> current	I <sub>NN2CW4</sub>	-	1.4	-	mA	
39	V <sub>LL</sub> current	I <sub>LLCW3</sub>	-	0.42	-	mA	
40	V <sub>DD</sub> current	I <sub>DDCW3</sub>	-	32	-	mA	
41	V <sub>SS</sub> current	I <sub>SSCW3</sub>	-	30	-	mA	
42	V <sub>PP1</sub> current	I <sub>PP1CW3</sub>	-	94	-	mA	
43	V <sub>NN1</sub> current	I <sub>NN1CW3</sub>	-	92	-	mA	Operating current-5 4-channel active Bipolar 3-level Continuous Current mode=2 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
44	V <sub>PP2</sub> current	I <sub>PP2CW3</sub>	-	1.2	-	mA	
45	V <sub>NN2</sub> current	I <sub>NN2CW3</sub>	-	1.3	-	mA	
46	V <sub>LL</sub> current	I <sub>LLCW2</sub>	-	0.42	-	mA	
47	V <sub>DD</sub> current	I <sub>DDCW2</sub>	-	30	-	mA	
48	V <sub>SS</sub> current	I <sub>SSCW2</sub>	-	27	-	mA	
49	V <sub>PP1</sub> current	I <sub>PP1CW2</sub>	-	89	-	mA	Operating current-6 4-channel active Bipolar 3-level Continuous Current mode=1 f=5MHz V <sub>PP1</sub> /V <sub>NN1</sub> =+/-5V V <sub>PP2</sub> /V <sub>NN2</sub> =+/-5V EN=0, ATHP=0
50	V <sub>NN1</sub> current	I <sub>NN1CW2</sub>	-	88	-	mA	
51	V <sub>PP2</sub> current	I <sub>PP2CW2</sub>	-	1.1	-	mA	
52	V <sub>NN2</sub> current	I <sub>NN2CW2</sub>	-	1.2	-	mA	
53	V <sub>LL</sub> current	I <sub>LLCW1</sub>	-	0.49	-	mA	
54	V <sub>DD</sub> current	I <sub>DDCW1</sub>	-	27	-	mA	
55	V <sub>SS</sub> current	I <sub>SSCW1</sub>	-	23	-	mA	
56	V <sub>PP1</sub> current	I <sub>PP1CW1</sub>	-	82	-	mA	
57	V <sub>NN1</sub> current	I <sub>NN1CW1</sub>	-	81	-	mA	
58	V <sub>PP2</sub> current	I <sub>PP2CW1</sub>	-	1.0	-	mA	
59	V <sub>NN2</sub> current	I <sub>NN2CW1</sub>	-	1.1	-	mA	

## AC Characteristics

Table 15 AC Characteristics (Transparent mode)

$V_{LL}=3.3V$ ,  $V_{DD}=5V$ ,  $V_{SS}=-5V$ ,  $T_A=25^{\circ}C$ , 220pF//1k $\Omega$  load, MODE=0, EN=0, CLK=0, CLKEN=1, 4-channel active, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Delay time on outputs rise	$t_{dr(on)}$	-	52	-	ns	Bipolar 3-level half cycle f=5MHz, PRT=200 $\mu$ s $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.7
2	Delay time on outputs fall	$t_{df(on)}$	-	52	-	ns	
3	Delay time off outputs rise	$t_{dr(off)}$	-	52	-	ns	
4	Delay time off outputs fall	$t_{df(off)}$	-	52	-	ns	
5	$ t_{dr(on)}-t_{df(on)} $ Delay time matching	$\Delta t_{delay(on)}$	-	$\pm 1$	$\pm 3$	ns	
6	$ t_{dr(off)}-t_{df(off)} $ Delay time matching	$\Delta t_{delay(off)}$	-	$\pm 1$	$\pm 3$	ns	
7	Output frequency range	$f_{OUT}$	-	-	20	MHz	Bipolar 3-level 2-cycle f=5MHz, PRT=200 $\mu$ s $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-60V$ Current mode=4 See Fig.8
8	Output rise time	$t_r$	-	19	-	ns	
9	Output fall time	$t_f$	-	19	-	ns	
10	Second harmonic distortion	HD2	-	-40	-	dBc	
11	Second harmonic distortion	HD2	-	-40	-	dBc	Bipolar 5-level 1-cycle, f=4.2MHz PRT=200 $\mu$ s, Current mode=4 $V_{PP1}/V_{NN1}=+/-60V$ $V_{PP2}/V_{NN2}=+/-30V$ , See Fig.9
12	Delay jitter on rise or fall	$t_{Jr}$ , $t_{Jf}$	-	20	-	ps	Bipolar Continuous, f=5MHz $V_{PP1}/V_{NN1}=V_{PP2}/V_{NN2}=+/-5V$ Current mode=1, See Fig.10
13	Enable time	$t_{EN}$	-	52	-	ns	EN fall edge to output burst
14	Disable time	$t_{DIS}$	-	80	-	ns	EN rise edge to no output

See Table 5 through 11 for the characteristics of Thermal Protection, and Devices.

## 4. Switching Time Diagram (EN=0)

### 4.1 MODE=1 (8-channel 3-level pulser with active ground damping)




Fig. 3 Propagation delay time




Fig. 5 Delay jitter on rise/fall





Fig. 4 Output rise/fall time



**4.2 MODE=0 (4-channel 5-level pulser with active ground damping)**

Clock mode (CLKEN=0)



Transparent mode (CLKEN=1)




Fig. 6 Setup/hold time




Fig. 7 Propagation delay time




Fig. 8 Output rise/fall time




Fig. 9 5-level 1-cycle operation




Fig. 10 Delay jitter on rise/fall

## 5. Truth Table

### 5.1 MODE=1 (8-channel 3-level pulser with active ground damping)

Table 16 Truth Table (8-channel 3-level)

Logic Inputs				HV MOSFET status							Output
MODE	EN	P <sub>INx</sub>	N <sub>INx</sub>	P <sub>x</sub> +HV	P <sub>x</sub> <sub>C</sub> +HV	N <sub>x</sub> -HV	N <sub>x</sub> <sub>C</sub> -HV	P <sub>x</sub> <sub>D</sub> GND	N <sub>x</sub> <sub>D</sub> GND	G <sub>x</sub> <sub>D</sub> GND	HV <sub>OUTx</sub>
1	0	0	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ
1	0	0	1	OFF	OFF	ON	ON	OFF	OFF	OFF	-HV
1	0	1	0	ON	ON	OFF	OFF	OFF	OFF	OFF	+HV
1	0	1	1	OFF	OFF	OFF	OFF	ON	ON	ON	GND
1	1	X	X	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ

Note:

- x=1~8
- V<sub>PP1</sub>/V<sub>NN1</sub>=V<sub>PP2</sub>/V<sub>NN2</sub>=+/-HV
- 2 inputs/channel

### 5.2 MODE=0 (4-channel 5-level pulser with active ground damping)

Table 17 Truth Table (4-channel 5-level)

Logic Inputs					HV MOSFET status															Output
MODE	EN	INx_2	INx_1	INx_0	Px	Pxc	Nx	Nxc	PxD	NxD	GxD	Py	Pyc	Ny	Nyc	PyD	NyD	GyD	HV <sub>OUTx-y</sub>	
		Pol	HV1	HV2	+HV1	+HV1	-HV1	-HV1	GND	GND	GND	+HV2	+HV2	-HV2	-HV2	GND	GND	GND		
0	0	0	0	0	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ	
0	0	0	0	1	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF	OFF	OFF	+HV2	
0	0	0	1	X	ON	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	+HV1	
0	0	1	0	0	OFF	OFF	OFF	OFF	ON	ON	ON	OFF	OFF	OFF	OFF	OFF	ON	ON	GND	
0	0	1	0	1	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF	-HV2	
0	0	1	1	X	OFF	OFF	ON	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	-HV1	
0	1	X	X	X	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	HiZ	

Note:

- HV<sub>OUTx-y</sub> stands for connecting HV<sub>OUTx</sub> and HV<sub>OUTy</sub> (x=1~4, y=5~8). Four pairs of output must be HV<sub>OUT1-5</sub>, HV<sub>OUT2-6</sub>, HV<sub>OUT3-7</sub>, and HV<sub>OUT4-8</sub>, respectively. See Fig.2-(b).
- V<sub>PP1</sub>/V<sub>NN1</sub>=+/-HV1, V<sub>PP2</sub>/V<sub>NN2</sub>=+/-HV2
- 3 inputs/channel

## 6. Drive Current Mode Control

Table 18 Drive Current Mode Control Table

			I <sub>OUT</sub>   [A] *1	
Current Mode	CC1	CC0	P <sub>x</sub>	N <sub>x</sub>
1	0	0	0.45	0.45
2	0	1	0.9	0.9
3	1	0	1.35	1.35
4	1	1	1.8	1.8

Note:

\*1) Output saturation current @ |V<sub>ds</sub>|=100V

Following current mode is recommended:

- Current mode=4 for high voltage, short pulse train operations
- Current mode=1 for low voltage, long pulse train or even continuous wave operations

## 7. Pin Configuration

Table 19 Pin Configuration

Pin#	Pin Name	I/O	Function
1	N <sub>IN2</sub> (IN1_1)	I	Input logic control of the output of channel 2 @ MODE=1 (Input logic control of the 2 <sup>nd</sup> significant bit for coupled output of channel 1 and channel 5 @ MODE=0)
2	P <sub>IN3</sub> (IN1_0)	I	Input logic control of the output of channel 3 @ MODE=1 (Input logic control of the least significant bit for coupled output of channel 1 and channel 5 @ MODE=0)
3	N <sub>IN3</sub> (IN2_2)	I	Input logic control of the output of channel 3 @ MODE=1 (Input logic control of the most significant bit for coupled output of channel 2 and channel 6 @ MODE=0)
4	P <sub>IN4</sub> (IN2_1)	I	Input logic control of the output of channel 4 @ MODE=1 (Input logic control of the 2 <sup>nd</sup> significant bit for coupled output of channel 2 and channel 6 @ MODE=0)
5	N <sub>IN4</sub> (IN2_0)	I	Input logic control of the output of channel 4 @ MODE=1 (Input logic control of the least significant bit for coupled output of channel 2 and channel 6 @ MODE=0)
6	V <sub>LL</sub>	-	Positive voltage supply of low voltage interface (+1.8~5V)
7	CLK	I	Clock Input (100MHz typ)
8	GND	-	Drive power ground (0V)
9	P <sub>IN5</sub> (IN3_2)	I	Input logic control of the output of channel 5 @ MODE=1 (Input logic control of the most significant bit for coupled output of channel 3 and channel 7 @ MODE=0)
10	N <sub>IN5</sub> (IN3_1)	I	Input logic control of the output of channel 5 @ MODE=1 (Input logic control of the 2 <sup>nd</sup> significant bit for coupled output of channel 3 and channel 7 @ MODE=0)
11	P <sub>IN6</sub> (IN3_0)	I	Input logic control of the output of channel 6 @ MODE=1 (Input logic control of the least significant bit for coupled output of channel 3 and channel 7 @ MODE=0)
12	N <sub>IN6</sub> (IN4_2)	I	Input logic control of the output of channel 6 @ MODE=1 (Input logic control of the most significant bit for coupled output of channel 4 and channel 8 @ MODE=0)
13	P <sub>IN7</sub> (IN4_1)	I	Input logic control of the output of channel 7 @ MODE=1 (Input logic control of the 2 <sup>nd</sup> significant bit for coupled output of channel 4 and channel 8 @ MODE=0)
14	N <sub>IN7</sub> (IN4_0)	I	Input logic control of the output of channel 7 @ MODE=1 (Input logic control of the least significant bit for coupled output of channel 4 and channel 8 @ MODE=0)
15	P <sub>IN8</sub>	I	Input logic control of the output of channel 8 @ MODE=1; Connect to the ground @ MODE=0
16	N <sub>IN8</sub>	I	Input logic control of the output of channel 8 @ MODE=1; Connect to the ground @ MODE=0
17	EN	I	Control of drive output enable, 1=off, 0=on (50k $\Omega$ internal pull-up)
18	CLKEN	I	Control of clock enable, 1=clock disable, 0=clock enable (50k $\Omega$ internal pull-up)
19	NC	-	No connection.
20	ATHP	I	Control of active THP enable, 1=disable, 0=enable (50k $\Omega$ internal pull-down)
21	THP	O	Thermal protection output, open N-MOS drain
22	V <sub>SS</sub>	-	Negative low voltage power supply (-5V)
23	V <sub>FP2</sub>	-	Built-in floating gate drive power supply-2 for HV P-MOS of channel 5 through 8
24	V <sub>FN2</sub>	-	Built-in floating gate drive power supply-2 for HV N-MOS of channel 5 through 8
25	V <sub>NN2</sub>	-	Negative high voltage power supply for channel 5 through 8 (-100 to 0V)
26	HV <sub>OUT8</sub>	O	High voltage output of channel 8

Table 19 Pin Configuration (cont.)

Pin#	Pin Name	I/O	Function
27	V <sub>PP2</sub>	-	Positive high voltage power supply for channel 5 through 8 (0 to +100V)
28	HV <sub>OUT7</sub>	O	High voltage output of channel 7
29	V <sub>NN2</sub>	-	Negative high voltage power supply for channel 5 through 8 (-100 to 0V)
30	HV <sub>OUT6</sub>	O	High voltage output of channel 6
31	V <sub>PP2</sub>	-	Positive high voltage power supply for channel 5 through 8 (0 to +100V)
32	HV <sub>OUT5</sub>	O	High voltage output of channel 5
33	GND	-	Drive power ground (0V)
34	HV <sub>OUT4</sub>	O	High voltage output of channel 4
35	V <sub>PP1</sub>	-	Positive high voltage power supply for channel 1 through 4 (0 to +100V)
36	HV <sub>OUT3</sub>	O	High voltage output of channel 3
37	V <sub>NN1</sub>	-	Negative high voltage power supply for channel 1 through 4 (-100 to 0V)
38	HV <sub>OUT2</sub>	O	High voltage output of channel 2
39	V <sub>PP1</sub>	-	Positive high voltage power supply for channel 1 through 4 (0 to +100V)
40	HV <sub>OUT1</sub>	O	High voltage output of channel 1
41	V <sub>NN1</sub>	-	Negative high voltage power supply for channel 1 through 4 (-100 to 0V)
42	V <sub>FN1</sub>	-	Built-in floating gate drive power supply-1 for HV N-MOS of channel 1 through 4
43	V <sub>FP1</sub>	-	Built-in floating gate drive power supply-1 for HV P-MOS of channel 1 through 4
44	V <sub>DD</sub>	-	Positive low voltage power supply (+5V)
45	CC0	I	Control of the least significant bit for drive current mode (50kΩ internal pull-up)
46	CC1	I	Control of the most significant bit for drive current mode (50kΩ internal pull-up)
47	MODE	I	1=8-channel 3-level with 2-input/ch, 0=4-channel 5-level with 3-input/ch (50kΩ internal pull-up)
48	GND	-	Drive power ground (0V)
49	GND	-	Drive power ground (0V)
50	P <sub>IN1</sub>	I	Input logic control of the output of channel 1 @ MODE=1; Connect to the ground @ MODE=0
51	N <sub>IN1</sub>	I	Input logic control of the output of channel 1 @ MODE=1; Connect to the ground @ MODE=0
52	P <sub>IN2</sub> (IN1_2)	I	Input logic control of the output of channel 2 @ MODE=1 (Input logic control of the most significant bit for coupled output of channel 1 and channel 5 @ MODE=0)

## ■ Package

Package Name	Dimension	Tray	Marking	Land	Packing
QFN-52(0808)B	QN052-B-P-SD	QFN8x8-B-T-SD	QN052-B-M-S2	QN052-B-L-SD	QN052-B-K-SD

## ■ Storage, Mounting

### 1. Storage conditions


- 1.1 The storage location should be kept at 5 to 35°C and 40 to 70% relative humidity. Keeping in a dry box is recommended. Moisture-proof property is assured for 12 months from delivery date for sealed moisture-proof packing, while it is guaranteed for 7 days from unpacked date under the condition above.
- 1.2 When the storage conditions do not conform to those above or other conditions occur indicating moisture exposure, the ICs should be dried to avoid package cracks. A baking process at 125°C lasting for 24 hours results in sufficient dehumidification. The baking is not allowed more than twice, and the ICs should be mounted within 7 days after initial baking or within 10 days of total exposure after the second dehumidification.

### 2. Reflow soldering

The temperature rise may be different in the resin and a terminal part due to the reflow soldering. It is necessary to check the package surface temperature (resin) before setting the temperature profile.

**Figure 11** shows the resistance to soldering heat condition for package (Reflow method).

Confirm the heat resistance of the package shown below. (Based on JEDEC J-STD-020).






**Figure 11 Resistance to Soldering Heat Condition for Package (Reflow Method)**

## ■ Important Notice


1. ABLIC Inc. warrants performance of its hardware products (hereinafter called “products”) to the specifications applicable at the time of sale in accordance with the Product Specification. Testing and other quality control techniques are utilized to the extent ABLIC Inc. needs to meet specifications described in the Product Specification. Specific testing of all parameters of each device is not necessarily performed, except those mandated by related laws and/or regulations.
2. Should any claim be made within one month of product delivery about products’ failure to meet performance described in the Product Specification, all the products in relevant lot(s) shall be re-tested and re-delivered. Products delivered more than one month before such claim shall not be counted for such response.
3. ABLIC Inc. assumes no obligation or any way of compensation should any fault about customer products and applications using ABLIC Inc. products be found in marketplace. Only in such a case fault of ABLIC Inc. is evident and products concerned do not meet the Product Specification, compensation shall be conducted if claimed within one year of product delivery up to in the way of product replacement or payment of equivalent amount.
4. ABLIC Inc. reserves the right to make changes to the Product Specification at any time and to discontinue mass production of the relevant products without notice. Customers are advised before placing orders to confirm that the Product Specification of inquiry is the latest version and that the relevant product is currently on mass production status.
5. In no event shall ABLIC Inc. be liable for any damage that may result from an accident or any other cause during operation of the user’s units according to the Product Specification. ABLIC Inc. assumes no responsibility for any intellectual property claims or any other problems that may result from applications of information, products or circuits described in the Product Specification.
6. No license is granted by the Product Specification under any patents or other rights of any third party or ABLIC Inc.
7. The Product Specification may not be reproduced or duplicated, in any form, in whole or in part, without the expressed written permission of ABLIC Inc.
8. Resale of ABLIC Inc. products with statements different from or beyond the parameters described in the Product Specification voids all express and any implied warranties for the products, and is an unfair and deceptive business practice. ABLIC Inc. is not responsible or liable for any such statements.
9. Products (technologies) described in the Product Specification are not to be provided to any party whose purpose in their application will hinder maintenance of international peace and safety nor are they to be applied to that purpose by their direct purchasers or any third party. When exporting those products (technologies), the necessary procedures are to be taken in accordance with related laws and regulations.

## ■ Cautions




1. Customers are advised to follow the cautions below to protect products from damage caused by electrical static discharge (ESD).
  - 1.1 Material of container or any device to carry products should be free from ESD, which may be caused by vibration while transportation. It is recommended that electric-conductive container or aluminum sheet be used as an effective countermeasure.
  - 1.2 Those that touch products, such as work platform, machine, or measurement/test equipment, should be grounded.
  - 1.3 Those who deal with products should be grounded through a large series impedance around 100k $\Omega$  to 1M $\Omega$ .
  - 1.4 Prevent friction with other materials made with high polymer.
  - 1.5 Prevent vibration or friction when carrying the printed circuit board (PCB) where products are mounted. To short circuit terminals is a recommended countermeasure to keep the same electric potential on the PCB.
  - 1.6 Avoid dealing with or storing products in an extremely arid environment.
2. "Absolute maximum ratings" should never be exceeded during use regardless of any change in external conditions. Otherwise, products may be damaged or destroyed. In no event shall ABLIC Inc. be liable for any failure in products or any secondary damage resulting from use at a value exceeding the absolute maximum ratings.
3. Products may experience failures due to accident or unexpected surge voltages. Accordingly, adopt safe design features, such as redundancy or prevention of erroneous action, to avoid extensive damage in the event of a failure. (If a semiconductor device fails, there may be cases in which the semiconductor device, wiring or wiring pattern will emit smoke or cause a fire or in which the semiconductor device will burst.)
4. Products may experience failures or malfunction in poor surroundings, such as electrical leakage in products due to long-term use in high humidity, malfunctioning or permanent damage due to chemical reaction of products in corrosive environment or due to discharge by strongly charged object near products or due to excessive mechanical shock. To use products in radiation environment is not assumed. To use products near material easy to ignite may cause a fire due to its flammable package. Avoid using products in such environment or take appropriate countermeasures depending on the environment.
5. Products are not designed, manufactured, or warranted to be suitable for use where extremely high reliability is required (such as use in nuclear power control, aerospace and aviation, traffic equipment, life-support-related medical equipment, fuel control equipment and various kinds of safety equipment). Inclusion of products in such application shall be fully at the risk of customers. ABLIC Inc. assumes no liability for applications assistance, customer product design, or performance.



No. QN052-B-P-SD-1.0


TITLE	QFN52-B-PKG Dimensions
No.	QN052-B-P-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	





No. QFN8x8-B-T-SD-1.0


TITLE	QFN8x8-B-Tray		
No.	QFN8x8-B-T-SD-1.0		
ANGLE		QTY.	260
UNIT	mm		
ABLIC Inc.			




- (1) : Year of assembly  
 (2) : Month of assembly  
 (3) : Week of assembly  
 (4) to (12) : Product code  
 (13) to (21) : Quality control code  
 (A) : 1-pin mark

No. QN052-B-M-S2-1.0

TITLE	QFN52-B-Markings (S-UV5582)		
No.	QN052-B-M-S2-1.0		
ANGLE			
UNIT		TYPE	LASER
ABLIC Inc.			



TITLE	QFN52-B -Land Recommendation
No.	QN052-B-L-SD-1.0
ANGLE	
UNIT	mm
ABLC Inc.	



No. QN052-B-K-SD-1.0

TITLE	QFN52-B -Packing Procedure
No.	QN052-B-K-SD-1.0
ANGLE	
UNIT	
ABLIC Inc.	

## Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.  
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.  
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.  
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.  
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07