

# **S-89713 Series**

# LOW INPUT OFFSET VOLTAGE CMOS OPERATIONAL AMPLIFIER

www.ablic.com

© ABLIC Inc., 2009-2021 Rev.3.5\_00

This IC incorporates a general purpose analog circuit in a small package.

The S-89713 Series is an auto-zero operation, zero-drift operational amplifier that has input and output of low input offset voltage and Rail-to-Rail. The S-89713 Series is suitable for applications requiring less offset voltage.

The S-89713 Series is a dual operational amplifier (with 2 circuits).

#### **■** Features

• Low input offset voltage:  $V_{IO} = 10 \mu V \text{ max.}$  (Ta = +25°C)

Operation power supply voltage range: V<sub>DD</sub> = 2.65 V to 5.50 V

• Low current consumption:  $I_{DD} = 165 \mu A \text{ typ. (Per circuit, Ta} = +25 ^{\circ}\text{C})$  $I_{DD} = 330 \mu A \text{ typ. (2 circuits, Ta} = +25 ^{\circ}\text{C})$ 

• Internal phase compensation: No external parts required

• Rail-to-Rail input and output

• Operation temperature range: Ta = -40°C to +85°C

• Lead-free (Sn 100%), halogen-free

#### ■ Applications

- · Various sensor interfaces
- High-accuracy current detection
- Strain gauge amplifier
- Game
- · Various electric devices

#### ■ Packages

- TMSOP-8
- SNT-8A

# ■ Block Diagram





Figure 1

2

#### **■ Product Name Structure**

Users can select the package type for the S-89713 Series. Refer to "1. Product name" regarding the contents of product name, "2. Packages" regarding the package drawings and "3. Product name list" regarding the product type.

#### 1. Product name



**\*1.** Refer to the tape drawing.

#### 2. Packages

Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land
TMSOP-8	FM008-A-P-SD	FM008-A-C-SD	FM008-A-R-SD	_
SNT-8A	PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD

#### 3. Product name list

Table 2

Product Name	Package
S-89713B-K8T2U	TMSOP-8
S-89713B-I8T1U	SNT-8A

# **■** Pin Configurations

#### 1. TMSOP-8




Figure 2

#### Table 3

Pin No.	Symbol	Description
1	OUT1	Output pin 1
2	IN1(-)	Inverted input pin 1
3	IN1(+)	Non-inverted input pin 1
4	VSS	GND pin
5	IN2(+)	Non-inverted input pin 2
6	IN2(-)	Inverted input pin 2
7	OUT2	Output pin 2
8	VDD	Positive power supply pin

#### 2. SNT-8A

Figure 3

#### Table 4

Pin No.	Symbol	Description
1	OUT1	Output pin 1
2	IN1(-)	Inverted input pin 1
3	IN1(+)	Non-inverted input pin 1
4	VSS	GND pin
5	IN2(+)	Non-inverted input pin 2
6	IN2(-)	Inverted input pin 2
7	OUT2	Output pin 2
8	VDD	Positive power supply pin

#### ■ Absolute Maximum Ratings

Table 5

/ <b>T</b>	0=00				
112	- ±75°(`	IINIACC	<b>∩th</b> ∆r	WILL	specified)
١ıа	- TZJ C	uilicoo	OHIEL	wise	SUCCINCUI

Item		Symbol	Absolute Maximum Rating	Unit
Power supply voltage	ge	V <sub>DD</sub>	$V_{SS} - 0.3$ to $V_{SS} + 7.0$	V
Input voltage		$V_{IN(+)}, V_{IN(-)}$	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
Output voltage		Vout	$V_{SS}-0.3$ to $V_{DD}+0.3$	V
Differential input voltage		V <sub>IND</sub>	±5.5	V
0.4.4.5		Isource	10.0	mA
Output pin current	Output pin current		10.0	mA
Daway diasinatian	TMSOP-8		650*1	mW
Power dissipation	SNT-8A	P <sub>D</sub>	450*1	mW
Operation ambient temperature		Topr	-40 to +85	°C
Storage temperatur	e	T <sub>stg</sub>	-55 to +125	°C

**<sup>1.</sup>** When mounted on board

[Mounted board]

(1) Board size: 114.3 mm  $\times$  76.2 mm  $\times$  t1.6 mm (2) Board name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 4 Power Dissipation of Package (When Mounted on Board)

#### **■** Electrical Characteristics

#### Table 6

**DC Electrical Characteristics**  $(V_{DD} = 3.0 \text{ V}, \text{ Ta} = +25^{\circ}\text{C unless otherwise specified})$ 

DC Electrical Characteristics		(VDD - ,	3.0 V, Ta –	+23 0	uniess otne	iwise sp	<i>jecilied)</i>
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operation power supply voltage range	$V_{DD}$	-	2.65	3.00	5.50	٧	-
Current consumption (for 2 circuits)	$I_{DD}$	V <sub>CMR</sub> = V <sub>OUT</sub> = V <sub>DD</sub> / 2	_	330	380	μΑ	5
Input offset voltage	Vio	V <sub>CMR</sub> = V <sub>DD</sub> / 2	-10	±1	+10	μV	1
Input offset voltage drift	$\frac{\Delta V_{10}}{\Delta Ta}$	V <sub>CMR</sub> = V <sub>DD</sub> / 2	_	±0.1	_	μV/°C	1
Input offset current	lio	-	_	±140	_	pА	_
Input bias current	IBIAS	-	_	±70	_	pА	_
Common-mode input voltage range	VCMR	-	Vss - 0.1	-	V <sub>DD</sub> + 0.1	٧	2
Voltage gain (open loop)	A <sub>VOL</sub>	$\begin{split} V_{SS} + 0.1 \ V &\leq V_{OUT} \leq V_{DD} - 0.1 \ V, \\ V_{CMR} &= V_{DD} \ / \ 2, \ R_L = 10 \ k\Omega \end{split}$	110	130	-	dB	8
Maximum autaut awing valtage	Vон	$R_L = 10 \text{ k}\Omega$	2.9	-	_	V	3
Maximum output swing voltage	Vol	$R_L = 10 \text{ k}\Omega$	_	_	0.1	V	4
Common-mode input signal rejection ratio	CMRR	$V_{SS} - 0.1 \text{ V} \leq V_{CMR} \leq V_{DD} + 0.1 \text{ V}$	106	130	-	dB	2
Power supply voltage rejection ratio	PSRR	V <sub>DD</sub> = 2.65 V to 5.50 V	106	120	-	dB	1
Source current	Isource	$V_{OUT} = V_{DD} - 0.1 V$	1.3	1.6	_	mA	6
Sink current	Isink	V <sub>OUT</sub> = 0.1 V	1.6	2.0	_	mA	7

#### Table 7

AC Electrical Characteristics		$(V_{DD} = 3.0 \text{ V},$	Ta = +25°	C unless	otherwise	specified)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Slew rate	SR	$R_L = 1.0 \text{ M}\Omega$ , $C_L = 15 \text{ pF}$ (Refer to <b>Figure 13</b> )	_	0.16	_	V/μs
Gain-handwidth product	GBP	$C_{i} = 0$ pF	_	240	_	kH7

#### ■ Test Circuits (Per circuit)

#### 1. Power supply voltage rejection ratio, input offset voltage




Figure 5 Test Circuit 1

#### • Power supply voltage rejection ratio (PSRR)

The power supply voltage rejection ratio (PSRR) can be calculated by the following expression, with  $V_{\text{OUT}}$  measured at each  $V_{\text{DD}}$ .

Test conditions:

$$V_{DD} = 2.65 \text{ V}$$
:  $V_{DD} = V_{DD1}$ ,  $V_{OUT} = V_{OUT1}$   
 $V_{DD} = 5.5 \text{ V}$ :  $V_{DD} = V_{DD2}$ ,  $V_{OUT} = V_{OUT2}$ 

$$PSRR = 20 log \left( \left| \frac{V_{DD1} - V_{DD2}}{\left(V_{OUT1} - \frac{V_{DD1}}{2}\right) - \left(V_{OUT2} - \frac{V_{DD2}}{2}\right)} \right| \times \frac{R_F + R_S}{R_S} \right)$$

#### • Input offset voltage (Vio)

$$V_{IO} = \left(V_{OUT} - \frac{V_{DD}}{2}\right) \times \frac{R_S}{R_F + R_S}$$

#### 2. Common-mode input signal rejection ratio, common-mode input voltage range




Figure 6 Test Circuit 2

#### • Common-mode input signal rejection ratio (CMRR)

The common-mode input signal rejection ratio (CMRR) can be calculated by the following expression, with  $V_{\text{OUT}}$  measured at each  $V_{\text{IN}}$ .

Test conditions:

$$V_{IN} = V_{CMR Max.}$$
:  $V_{IN} = V_{IN1}$ ,  $V_{OUT} = V_{OUT1}$   
 $V_{IN} = V_{CMR Min.}$ :  $V_{IN} = V_{IN2}$ ,  $V_{OUT} = V_{OUT2}$ 

$$CMRR = 20 log \left( \left| \frac{V_{IN1} - V_{IN2}}{(V_{OUT1} - V_{IN1}) - (V_{OUT2} - V_{IN2})} \right| \times \frac{R_F + R_S}{R_S} \right)$$

#### • Common-mode input voltage range (V<sub>CMR</sub>)

The common-mode input voltage range is the range of  $V_{\text{IN}}$  in which  $V_{\text{OUT}}$  satisfies the common-mode input signal rejection ratio specifications.

#### 3. Maximum output swing voltage




Figure 7 Test Circuit 3

#### • Maximum output swing voltage (VoH)

Test conditions:

$$V_{\text{IN1}} = \frac{V_{\text{DD}}}{2} - 0.1 \text{ V}$$

$$V_{\text{IN2}} = \frac{V_{\text{DD}}}{2} + 0.1 \text{ V}$$

$$R_{\text{L}} = 10 \text{ k}\Omega$$

$$V_{IN2} = \frac{155}{2} + 0.1 \text{ V}$$

#### 4. Maximum output swing voltage




Figure 8 Test Circuit 4

### • Maximum output swing voltage (VoL)

Test conditions:

$$V_{IN1} = \frac{V_{DD}}{2} + 0.1$$

$$V_{IN1} = \frac{V_{DD}}{2} + 0.1 \text{ V}$$
 $V_{IN2} = \frac{V_{DD}}{2} - 0.1 \text{ V}$ 

#### 5. Current consumption




Figure 9 Test Circuit 5

#### 6. Source current




Figure 10 Test Circuit 6

# • Current consumption (IDD)

#### • Source current (Isource)

Test conditions:  $V_{OUT} = V_{DD} - 0.1 \text{ V}$   $V_{IN1} = \frac{V_{DD}}{2} - 0.1 \text{ V}$   $V_{IN2} = \frac{V_{DD}}{2} + 0.1 \text{ V}$ 

#### 7. Sink current




Figure 11 Test Circuit 7

#### • Sink current (ISINK)

Test conditions:  $V_{OUT} = 0.1 \text{ V}$   $V_{IN1} = \frac{V_{DD}}{2} + 0.1 \text{ V}$   $V_{IN2} = \frac{V_{DD}}{2} - 0.1 \text{ V}$ 

#### 8. Voltage gain




Figure 12 Test Circuit 8

#### • Voltage gain (open loop) (AvoL)

The voltage gain (A<sub>VOL</sub>) can be calculated by the following expression, with  $V_{\text{OUT}}$  measured at each  $V_{\text{M}}$ .

#### Test conditions:

$$V_M = V_{DD} - 0.1 \text{ V: } V_M = V_{M1}, V_{OUT} = V_{OUT1}$$
  
 $V_M = 0.1 \text{ V: } V_M = V_{M2}, V_{OUT} = V_{OUT2}$ 

$$\begin{aligned} A_{VOL} &= 20 \text{ log } \left( \left| \frac{V_{M1} - V_{M2}}{V_{OUT1} - V_{OUT2}} \right| \times \frac{R_F + R_S}{R_S} \right) \\ R_L &= 10 \text{ k}\Omega \end{aligned}$$

#### 9. Slew rate

Measured by the voltage follower circuit.




Figure 13

#### ■ Usage Example




Figure 14 Differential Amplifier Circuit

[Example of Gain = 1000 times]

 $R_s = 1 k\Omega$ 

 $R_F = 1 M\Omega$ 

 $C_F = 1000 pF$ 

[Example of Gain = 100 times]

 $R_S = 1 k\Omega$ 

 $R_F = 100 \text{ k}\Omega$   $C_F = 1000 \text{ pF}$ 




Figure 15 Inverting Amplifier Circuit




Figure 16 Non-inverting Amplifier Circuit




Figure 17 Low-side Current Detection Circuit





Figure 18 High-side Current Detection Circuit

Caution The above connection diagram and constant will not guarantee successful operation. Perform through evaluation using the actual application to set the constant.

#### ■ Precautions

- During the operation of an operational amplifier circuit, when V<sub>OUT</sub> ≤ V<sub>SS</sub> + 100 mV or V<sub>OUT</sub> ≥ V<sub>DD</sub> − 100 mV, the signal becomes difficult to be output, and the output voltage (V<sub>OUT</sub>) may become V<sub>SS</sub> or V<sub>DD</sub>. If this happens, supply an appropriate input signal to the operational amplifier so that V<sub>OUT</sub> is within the range of V<sub>SS</sub> + 100 mV to V<sub>DD</sub> − 100 mV. Contact our sales representatives if you have any questions for use in the above operation conditions.
- Generally an operational amplifier may cause oscillation depending on the selection of external parts. Perform thorough evaluation using the actual application to set the constant.
- Do not apply an electrostatic discharge to this IC that exceeds performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.
- Use this IC with the output current of 10 mA or less.
- When using the voltage follower circuit (Gain = 1 time), connect a resistor of 470 Ω or more for the stable operation, as shown in **Figure 19**. The operation may be unstable depending on the value of the load capacitance connected to the output pin, even when the voltage follower circuit is not used. Use the product under thorough evaluation.




Caution The above connection diagram and constant will not guarantee successful operation.


Perform through evaluation using the actual application to set the constant.


#### ■ Characteristics (Typical Data)


#### 1. Current consumption (IDD) (2 circuits) vs. Power supply voltage (VDD)



#### 2. Voltage gain (A<sub>VOL</sub>) vs. Frequency (f)









#### 3. Output current


#### 3. 1 Source current (Isource) vs. Power supply voltage (VDD)





#### 3. 2 Sink current (ISINK) vs. Power supply voltage(VDD)




#### 3. 3 Output voltage (Vout) vs. Source current (Isource)










#### 3. 4 Output voltage (Vout) vs. Sink current (Isink)








#### 4. Input-referred noise voltage vs. Frequency (f)



Rev.3.5\_00

### ■ Marking Specifications

#### 1. TMSOP-8



(1): Blank


(2) to (4): Product code (Refer to **Product name vs. Product code**)

(5): Blank(6) to (8): Lot number

#### Product name vs. Product code

Product Name	Product Code			
Product Name	(2)	(3)	(4)	
S-89713B-K8T2U	Z	Y	С	

#### 2. SNT-8A



(1): Blank


(2) to (4): Product code (Refer to Product name vs. Product code)


(5), (6): Blank (7) to (11): Lot number


#### Product name vs. Product code

Product Name	Product Code			
Product Name	(2)	(3)	(4)	
S-89713B-I8T1U	Z	Υ	С	

16 ABLIC Inc.









# No. FM008-A-P-SD-1.2


TITLE	TMSOP8-A-PKG Dimensions	
No.	FM008-A-P-SD-1.2	
ANGLE	<b>Q</b>	
UNIT	mm	
ABLIC Inc.		







# No. FM008-A-C-SD-2.0

TITLE	TMSOP8-A-Carrier Tape	
No.	FM008-A-C-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		









# No. PH008-A-P-SD-2.1


TITLE	SNT-8A-A-PKG Dimensions	
No.	PH008-A-P-SD-2.1	
ANGLE	$\Phi \Box$	
UNIT	mm	
ABLIC Inc.		






# No. PH008-A-C-SD-2.0

TITLE	SNT-8A-A-Carrier Tape	
No.	PH008-A-C-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		



# No. PH008-A-R-SD-1.0

TITLE	SNT-8A-A-Reel			
No.	PH008-A-R-SD-1.0			
ANGLE		QTY.	5,000	
UNIT	mm			
ABLIC Inc.				



- %1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。 %2. パッケージ中央にランドパターンを広げないでください (1.96 mm  $\sim$  2.06 mm)。
- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
  - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
  - 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
  - 4. 詳細は "SNTパッケージ活用の手引き"を参照してください。
- X1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
- X2. Do not widen the land pattern to the center of the package (1.96 mm to 2.06mm).
- Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
  - 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
  - 3. Match the mask aperture size and aperture position with the land pattern.
  - 4. Refer to "SNT Package User's Guide" for details.
- ※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
- ※2. 请勿向封装中间扩展焊盘模式 (1.96 mm~2.06 mm)。
- 注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
  - 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
  - 3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
  - 4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PH008-A-L-SD-4.1

TITLE	SNT-8A-A -Land Recommendation	
No.	PH008-A-L-SD-4.1	
ANGLE		
UNIT	mm	
ABLIC Inc.		

#### **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

