This IC is used for secondary protection of lithium-ion rechargeable batteries, incorporating high-accuracy voltage detection circuits and delay circuits in a small 8-pin package.
Short-circuiting between cells makes it possible for serial connection of 3-cell to 5-cell.
By cascade connection of these ICs, it is possible to protect 6-serial or more cells lithium-ion rechargeable battery packs.

## - Features

- High-accuracy voltage detection circuit for each cell

| Overcharge detection voltage n | 3.500 V to $4.700 \mathrm{~V}(5 \mathrm{mV}$ steps) | Accuracy $\pm 20 \mathrm{mV}\left(\mathrm{Ta}=+25^{\circ} \mathrm{C}\right)$ |
| :--- | :--- | :--- |
| Overcharge release voltage $\mathrm{n}^{* 1}$ | 3.100 V to 4.700 V | Accuracy $\pm 25 \mathrm{mV}\left(\mathrm{Ta}=-10^{\circ} \mathrm{C}\right.$ to $\left.+60^{\circ} \mathrm{C}\right)$ |

- Delay times for overcharge detection are generated only by an internal circuit (external capacitors are unnecessary) Overcharge detection delay time: $\quad 0.5 \mathrm{~s}, 1 \mathrm{~s}, 2 \mathrm{~s}, 4 \mathrm{~s}, 6 \mathrm{~s}, 8 \mathrm{~s}$
- CO pin output voltage is limited to 7.5 V max.
- Overcharge timer reset function: Available, unavailable
- High withstand voltage:

Absolute maximum rating 28 V

- Wide operating voltage range:
3.6 V to 24 V
- Wide operating temperature range:
$\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Low current consumption

During operation ( 3.4 V for each cell): $5.0 \mu \mathrm{~A}$ max.

- Lead-free (Sn 100\%), halogen-free
*1. Overcharge release voltage = Overcharge detection voltage - Overcharge hysteresis voltage (Overcharge hysteresis voltage can be selected from a range of 0 mV to 400 mV in 50 mV step.)

Remark

$$
n=1,2,3,4,5
$$

## - Applications

- Lithium-ion rechargeable battery pack


## - Package

- TMSOP-8
- SNT-8A


## Block Diagram



Remark Diodes in the figure are parasitic diodes.
Figure 1

## ■ Product Name Structure

1. Product name

*1. Refer to the tape drawing.
*2. Refer to "3. Product name list".
2. Package

Table 1 Package Drawing Codes

| Package Name | Dimension | Tape | Reel | Land |
| :--- | :---: | :---: | :---: | :---: |
| TMSOP-8 | FM008-A-P-SD | FM008-A-C-SD | FM008-A-R-SD | - |
| SNT-8A | PH008-A-P-SD | PH008-A-C-SD | PH008-A-R-SD | PH008-A-L-SD |

## 3. Product name list

3. 1 TMSOP-8

Table 2

| Product Name | Overcharge Detection <br> Voltage <br> $[\mathrm{V} \mathrm{VU}]$ | Overcharge Release <br> Voltage <br> $\left[\mathrm{V}_{\mathrm{CL}}\right]$ | Overcharge Detection <br> Delay Time*1 <br> $[\mathrm{tcu}]$ | Overcharge Timer <br> Reset function ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| S-82K5BAA-K8T2U | 4.275 V | 4.225 V | 2.0 s | Available |

*1. Overcharge detection delay time: $\quad 0.5 \mathrm{~s}, 1 \mathrm{~s}, 2 \mathrm{~s}, 4 \mathrm{~s}, 6 \mathrm{~s}, 8 \mathrm{~s}$
*2. Overcharge timer reset function: Available, unavailable
Remark Please contact our sales representatives for products other than the above.

## 3. 2 SNT-8A

Table 3

| Product Name | Overcharge Detection <br> Voltage <br> $[\mathrm{V} \mathrm{Cu}]$ | Overcharge Release <br> Voltage <br> $\left[\mathrm{V}_{\mathrm{cL}}\right]$ | Overcharge Detection <br> Delay Time*1 <br> $[\mathrm{tcu}]$ | Overcharge Timer <br> Reset function ${ }^{* 2}$ |
| :---: | :---: | :---: | :---: | :---: |
| S-82K5BAA-18T1U | 4.275 V | 4.225 V | 2.0 s | Available |

*1. Overcharge detection delay time:
$0.5 \mathrm{~s}, 1 \mathrm{~s}, 2 \mathrm{~s}, 4 \mathrm{~s}, 6 \mathrm{~s}, 8 \mathrm{~s}$
*2. Overcharge timer reset function:
Available, unavailable
Remark Please contact our sales representatives for products other than the above.

## ■ Pin Configuration

## 1. TMSOP-8

Table 4


Figure 2

| Pin No. | Symbol | Description |
| :---: | :--- | :--- |
| 1 | VDD | Positive power supply input pin, <br> Positive voltage connection pin of battery 1 |
| 2 | VC1 | Negative voltage connection pin of battery 1, <br> Positive voltage connection pin of battery 2 |
| 3 | VC2 | Negative voltage connection pin of battery 2, <br> Positive voltage connection pin of battery 3 |
| 4 | VC3 | Negative voltage connection pin of battery 3, <br> Positive voltage connection pin of battery 4 |
| 5 | VC4 | Negative voltage connection pin of battery 4, <br> Positive voltage connection pin of battery 5 |
| 6 | VSS | Negative power supply input pin, <br> Negative voltage connection pin of battery 5 |
| 7 | CTLC | CO control pin |
| 8 | CO | Overcharge detection output pin |

2. SNT-8A

Top view

Figure 3


Table 5

| Pin No. | Symbol | Description |
| :---: | :--- | :--- |
| 1 | VDD | Positive power supply input pin, <br> Positive voltage connection pin of battery 1 |
| 2 | VC1 | Negative voltage connection pin of battery 1, <br> Positive voltage connection pin of battery 2 |
| 3 | VC2 | Negative voltage connection pin of battery 2, <br> Positive voltage connection pin of battery 3 |
| 4 | VC3 | Negative voltage connection pin of battery 3, <br> Positive voltage connection pin of battery 4 |
| 5 | VC4 | Negative voltage connection pin of battery 4, <br> Positive voltage connection pin of battery 5 |
| 6 | VSS | Negative power supply input pin, <br> Negative voltage connection pin of battery 5 |
| 7 | CTLC | CO control pin |
| 8 | CO | Overcharge detection output pin |

## Absolute Maximum Ratings

Table 6

| ( $\mathrm{Ta}=+25^{\circ} \mathrm{C}$ unless otherwise specified |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Applied Pin | Absolute Maximum Rating | Unit |
| Input voltage between VDD pin and VSS pin | VDS | VDD | $\mathrm{V}_{\text {ss }}-0.3$ to $\mathrm{V}_{\text {ss }}+28$ | V |
| Input pin voltage | VIN1 | VC1 | $\begin{aligned} & V_{D D}-6.0 \text { to } V_{D D}+0.3, \\ & V_{I N 2}-0.3 \text { to } V_{\text {IN2 }}+6.0 \end{aligned}$ | V |
|  | VIN2 | VC2 | $\begin{aligned} & \mathrm{V}_{\text {IN3 }}-0.3 \text { to } \mathrm{V}_{\text {IN3 }}+6.0, \\ & \mathrm{~V}_{\text {IN3 }}-0.3 \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \\ & \hline \end{aligned}$ | V |
|  | $\mathrm{V}_{1 \times 3}$ | VC3 | $\begin{aligned} & \mathrm{V}_{\text {IN4 }}-0.3 \text { to } \mathrm{V}_{\text {IN4 }}+6.0, \\ & \mathrm{~V}_{\text {IN4 }}-0.3 \text { to } \mathrm{V}_{\mathrm{DD}}+0.0 \end{aligned}$ | V |
|  | Vin4 | VC4 | $\begin{aligned} & V_{\mathrm{SS}}-0.3 \text { to } \mathrm{V}_{\mathrm{SS}}+6.0, \\ & \mathrm{~V}_{\mathrm{SS}}-0.3 \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \\ & \hline \end{aligned}$ | V |
|  | Vin5 | CTLC | $\mathrm{V}_{\text {ss }}-0.3$ to $\mathrm{V}_{\text {ss }}+28$ | V |
| Output pin voltage | Vout | CO | Vss -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Operation ambient temperature | Topr | - | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | - | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

## Thermal Resistance

Table 7

| Items | Symbol | Condition |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Junction-to-ambient thermal resistance** | $\theta_{\text {JA }}$ | TMSOP-8 | Board A | - | 160 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | Board B | - | 133 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | Board C | - | - | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | Board D | - | - | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | Board E | - | - | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | SNT-8A | Board A | - | 211 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | Board B | - | 173 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | Board C | - | - | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | Board D | - | - | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | Board E | - | - | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

*1. Test environment: compliance with JEDEC STANDARD JESD51-2A
Remark Refer to "■ Power Dissipation" and "Test Board" for details.

## ■ Electrical Characteristics

## Table 8

| ( $\mathrm{Ta}=+25^{\circ} \mathrm{C}$ unless otherwise specified) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Item | Symbol | Condition | Min. | Typ. | Max. | Unit | Test Circuit |
| Detection Voltage |  |  |  |  |  |  |  |
| Overcharge detection voltage n$(n=1,2,3,4,5)$ | Vcun | $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=\mathrm{V} \mathrm{cu}-0.1 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Cu}}- \\ & 0.020 \\ & \hline \end{aligned}$ | Vcu | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{Cu}}+ \\ & 0.020 \end{aligned}$ | V | 1 |
|  |  | $\begin{array}{\|l\|} \hline \mathrm{Ta}=-10^{\circ} \mathrm{C} \text { to }+60^{\circ} \mathrm{C}^{* 1}, \\ \mathrm{~V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=\mathrm{V} \mathrm{Cu}-0.1 \mathrm{~V} \\ \hline \end{array}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cu}}- \\ & 0.025 \end{aligned}$ | Vcu | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cu}}+ \\ & 0.025 \\ & \hline \end{aligned}$ | V | 1 |
| Overcharge release voltage n $(n=1,2,3,4,5)$ | V cln | - | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CL}}- \\ & 0.050 \\ & \hline \end{aligned}$ | VCL | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CL}}+ \\ & 0.050 \\ & \hline \end{aligned}$ | V | 2 |
| Input voltage |  |  |  |  |  |  |  |
| Operation voltage between VDD pin and VSS pin | V ${ }_{\text {dsop }}$ | - | 3.6 | - | 24 | V | - |
| Output Voltage |  |  |  |  |  |  |  |
| CO pin voltage "H" | Vсон | - | 5.0 | 6.0 | 7.5 | V | 2 |
| Input Current |  |  |  |  |  |  |  |
| Current consumption during operation | lope | $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.4 \mathrm{~V}$ <br> SW1 ON, SW2 OFF, SW3 OFF, <br> SW4 OFF, SW5 OFF | - | 2.0 | 5.0 | $\mu \mathrm{A}$ | 2 |
| VCn pin current $(n=1,2,3,4)$ | IvCn | $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.4 \mathrm{~V}$ <br> SW1 ON, SW2 OFF, SW3 OFF, SW4 OFF, SW5 OFF | -1.0 | 0 | 1.0 | $\mu \mathrm{A}$ | 2 |
| Output current |  |  |  |  |  |  |  |
| CO pin sink current | ICOL | - | 20 | - | - | $\mu \mathrm{A}$ | 2 |
| CO pin source current | Iсон | - | - | - | -20 | $\mu \mathrm{A}$ | 2 |
| Delay Time |  |  |  |  |  |  |  |
| Overcharge detection delay time | tcu | - | $\begin{gathered} \text { tcu } x \\ 0.7 \\ \hline \end{gathered}$ | tcu | $\begin{gathered} \mathrm{tcu} \times \\ 1.3 \\ \hline \end{gathered}$ | - | 2 |
| Overcharge timer reset delay time | tTR | - | 6 | 12 | 20 | ms | 2 |
| Control Pin |  |  |  |  |  |  |  |
| CTLC pin reverse voltage | $\mathrm{V}_{\text {ctic }}$ | - | 0.2 | 0.7 | 2.0 | V | 2 |
| CTLC pin reverse voltage during communication | Vctlc_c | 5.1 $\mathrm{M} \Omega$ resistor connected to the CTLC pin | $\begin{gathered} \hline \mathrm{VDS}+ \\ 0.2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{VDS}+ \\ 1.2 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{VDS}+ \\ 2.5 \\ \hline \end{gathered}$ | V | 2 |
| CTLC pin curent "H" | Ictich | - | - | 0.1 | 0.3 | $\mu \mathrm{A}$ | 2 |
| CTLC pin curent "L" | Ictlcl | - | -0.1 | 0.0 | 0.1 | $\mu \mathrm{A}$ | 2 |

*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

## Test Circuits

In the initial status of the test circuit, SW2, SW3, SW4, and SW5 should be OFF.

## 1. Overcharge detection voltage $\mathbf{n}$ (Vcun) (Test circuit 1)

After setting $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=\mathrm{V} \mathrm{cu}-0.1 \mathrm{~V}, \mathrm{~V} 1$ is gradually increased. When the CO pin output inverts, the voltage V 1 is defined as the overcharge detection voltage $1\left(\mathrm{~V}_{\mathrm{CU} 1}\right)$. Other overcharge detection voltage $\mathrm{n}\left(\mathrm{V}_{\mathrm{CUn}}\right)$ can be determined in the same way as when $\mathrm{n}=1$.

## 2. Overcharge release voltage $\mathbf{n}\left(V_{c L n}\right)$

 (Test circuit 2)Set SW 1 to $\mathrm{ON}, \mathrm{V} 1=\mathrm{V} \mathrm{Cu}+0.1 \mathrm{~V}$, and $\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=\mathrm{V} \mathrm{CL}-0.1 \mathrm{~V}$ to invert the CO pin output. After that, V 1 is gradually decreased. When the CO pin output inverts again, the voltage V 1 is defined as the overcharge release voltage $\left(V_{C L 1}\right)$. Other overcharge release voltage $n\left(V_{C L n}\right)$ can be determined in the same way as when $n=1$.

Remark $n=1,2,3,4,5$

## 3. CO pin output voltage " H " (Vсон) (Test circuit 2)

The CO pin output voltage " H " ( V сон) is the voltage between the CO pin and the VSS pin when setting SW1 to ON, V1 $=4.8 \mathrm{~V}, \mathrm{~V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.05 \mathrm{~V}, \mathrm{I} 1=0.1 \mu \mathrm{~A}$, and SW 5 to ON .

## 4. CO pin source current (Ісон), CO pin sink current (lcol) (Test circuit 2)

Set SW 4 to ON after setting SW 1 to $\mathrm{ON}, \mathrm{V} 1=4.8 \mathrm{~V}, \mathrm{~V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.05 \mathrm{~V}$, and $\mathrm{V} 7=\mathrm{V}$ cor -0.5 V . The CO pin current is the CO pin source current ( $\mathrm{I}_{\mathrm{COH}}$ ) at that time.
Set SW4 to ON after setting SW 1 to $\mathrm{ON}, \mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.4 \mathrm{~V}$, and $\mathrm{V} 7=0.5 \mathrm{~V}$. The CO pin current is the CO pin sink current (lcol) at that time.
5. Overcharge detection delay time ( $\mathbf{t}_{\mathrm{cu}}$ ) (Test circuit 2)

After setting SW1 to $\mathrm{ON}, \mathrm{V} 5=\mathrm{V}_{\mathrm{Cu}}-0.2 \mathrm{~V}$, and $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=3.4 \mathrm{~V}$, V 5 is increased to $\mathrm{V} \mathrm{Cu}+0.2 \mathrm{~V}$. The overcharge detection delay time ( $\mathrm{t}_{\mathrm{c}}$ ) is the time period until the CO pin output inverts.

## 6. CTLC pin reverse voltage

Set SW2 to ON after setting SW1 to OFF, V1 = V2 $=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.4 \mathrm{~V}$, and $\mathrm{V} 6=17 \mathrm{~V}$. When the voltage V 6 is gradually decreased and the CO pin output inverts, V 6 is defined as the CTLC pin reverse voltage ( $\mathrm{V}_{\text {CTLC }}$ ).

## 7. CTLC pin reverse voltage during communication

Set SW3 to ON after setting SW1 to OFF, $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.4 \mathrm{~V}$, and $\mathrm{V} 6=17 \mathrm{~V}$. When the voltage V 6 is gradually increased and the CO pin output inverts, V 7 is defined as the CTLC pin reverse voltage during communication (Vctlc_c).
8. Current consumption during operation (lope)

Set SW1 to ON and $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.4 \mathrm{~V}$. The current consumption during operation (lope) is Ivdd at that time .
9. Overcharge timer reset delay time ( $\mathrm{t}_{\mathrm{R}}$ ) (Test circuit 2)

Increase V 1 up to 5.0 V (first rise) after setting SW 1 to ON and $\mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.4 \mathrm{~V}$, and decrease V 1 down to 3.4 V within tcu. After that, increase V 1 up to 5.0 V again (second rise), and detect the time period till the CO pin output changes.
When the period from when V1 has fallen to the second rise is short, CO pin output changes after tcu has elapsed since the first rise. If the period is gradually made longer, $C O$ pin output changes after tcu has elapsed since the second rise. The overcharge timer reset delay time ( $\mathrm{t}_{\mathrm{R}}$ ) is the period from V 1 fall till the second rise at that time.
10. CTLC pin current "H" (Ictlch), CTLC pin current "L" (Ictlcl) (Test circuit 2)
Set SW1 to OFF, SW2 to $\mathrm{ON}, \mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.4 \mathrm{~V}$, and $\mathrm{V} 6=17 \mathrm{~V}$. The CTCL pin current is the CTLC pin current "H" (Ictlch) at that time.
Set SW1 to OFF, SW2 to $\mathrm{ON}, \mathrm{V} 1=\mathrm{V} 2=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 5=3.4 \mathrm{~V}$, and $\mathrm{V} 6=0 \mathrm{~V}$. The CTLC pin current is the CTLC pin current "L" (Ictlcl) at that time.


Figure 4 Test Circuit 1


Figure 5 Test Circuit 2

## ■ Operation

## 1. Normal status

When the voltage of all batteries is less than or equal to the overcharge detection voltage $\mathrm{n}\left(\mathrm{V}_{\mathrm{Cun}}\right)$, the CO pin outputs "L". This status is called the normal status.

## 2. Overcharge status

When the voltage of any of the batteries exceeds the overcharge detection voltage $\mathrm{n}\left(\mathrm{V}_{\mathrm{Cun}}\right)$ during charging and this condition continues for the overcharge detection delay time (tcu) or longer, the CO pin output inverts. This status is called the overcharge status.
When the voltage of all batteries falls below the overcharge release voltage $n\left(V_{C L n}\right)$, the overcharge status is released, and this IC returns to its normal status.

## 3. Overcharge timer reset function

During tcu, which is from when the voltage of any of the batteries being charged exceeds $\mathrm{V}_{\text {cun }}$ until charging stops, this IC has the following operations.
Even if an overcharge release noise, which temporarily forces the battery voltage below $\mathrm{V}_{\mathrm{c} u \mathrm{n}}$, is input, tcu is continuously counted as long as the overcharge release noise time is shorter than the overcharge timer reset delay time (ttr). Under the same conditions, if the overcharge release noise time is $t_{T R}$ or longer, counting of $t_{c}$ is reset once. After that, when $V_{c u n}$ has been exceeded, counting of $t_{c u}$ resumes.

Remark $n=1,2,3,4,5$

## 4. CTLC pin

The CTLC pin controls the CO pin. These controls precede the battery protection circuit.
Table 9 Status Set by CTLC Pin

| CTLC Pin | CO pin |
| :--- | :---: |
| $V_{\text {SS }}$ level $\leq$ CTLC pin voltage $<V_{\text {CTLC }}$ | "H" |
| $V_{\text {CTLC }} \leq$ CTLC pin voltage $<\mathrm{V}_{\text {DD }}$ level | "L" |
| $V_{\text {DD }}$ level $\leq$ CTLC pin voltage $<\mathrm{V}_{\text {CTLC_C }}$ | "L" |
| $V_{\text {CTLC_C }} \leq$ CTLC pin voltage | "H" |

Remark The CTLC pin is at the VDD level or higher in cascade connection. Connect a resistor of $5.1 \mathrm{M} \Omega$ to the CTLC pin in this case.
$V_{\text {ctlc: }} \quad$ CTLC pin reverse voltage
VстLc_c: CTLC pin reverse voltage during communication

## Timing Charts

1. Overcharge detection operation (With overcharge timer reset function)


Figure 6
2. Overcharge timer reset operation (With overcharge timer reset function)


Figure 7

Remark $n=1,2,3,4,5$

## ■ Connection Examples of Battery Monitoring IC

1. 5-serial cell

*1. This IC limits its CO pin output voltage to 7.5 V max., so a FET with the gate withstand voltage of 8 V can be used.
Figure 8

Table 10 Constants for External Components

| No. | Part | Typ. | Unit |
| :---: | :--- | :---: | :---: |
| 1 | R1 to R4 | 1 | $\mathrm{k} \Omega$ |
| 2 | C1 to C4, CVDD | 1 | $\mu \mathrm{~F}$ |
| 3 | RVDD | 100 | $\Omega$ |
| 4 | RCTLC | 1 | $\mathrm{k} \Omega$ |

Caution 1. The constants may be changed without notice.
2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation. Perform thorough evaluation using an actual application to set the constants.
3. Since the CO pin may become the detection status transiently when the battery is being connected, connect the positive terminal of BAT1 last in order to prevent the protection fuse from cutoff.
2. $\mathbf{1 0}$-serial cell

*1. This IC limits its CO pin output voltage to 7.5 V max., so a FET with the gate withstand voltage of 8 V can be used.
Figure 9
Remark Regarding the recommended values for external components, refer to "Table 11 Constants for External Components".
3. 9-serial cell

*1. This IC limits its CO pin output voltage to 7.5 V max., so a FET with the gate withstand voltage of 8 V can be used.
Figure 10
Remark Regarding the recommended values for external components, refer to "Table 11 Constants for External Components".
4. 7-serial cell

*1. This IC limits its CO pin output voltage to 7.5 V max., so a FET with the gate withstand voltage of 8 V can be used.
Figure 11.
Remark Regarding the recommended values for external components, refer to "Table 11 Constants for External Components".

Table 11 Constants for External Components

| No. | Part | Typ. | Unit |
| :---: | :--- | :---: | :---: |
| 1 | R11 to R41, <br> R12 to R42 | 1 | $\mathrm{k} \Omega$ |
| 2 | C11 to C41, <br> C12 to C42, <br> CVDD1, CVDD2 | 1 | $\mu \mathrm{~F}$ |
| 3 | RVDD1, RVDD2 | 100 | $\Omega$ |
| 4 | RCTLC | 1 | $\mathrm{k} \Omega$ |
| 5 | RCTLC_C | 5.1 | $\mathrm{M} \Omega$ |
| 6 | CctLC_C | 0.01 | $\mu \mathrm{~F}$ |

Caution 1. The constants may be changed without notice.
2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation. Perform thorough evaluation using an actual application to set the constants.
3. Since the CO pin may become the detection status transiently when the battery is being connected, connect the positive terminal of BAT1 last in order to prevent the protection fuse from cutoff.
[For SCP, contact]
Dexerials Corporation
Tokyo Office
Address: Mitsui Sumitomo Kaijo Tepco Building 9F, 1-6-1
Kyobashi, Chuo-ku, Tokyo 104-0031, Japan
Tel: +81-3-3538-1230 (main)
https://www.dexerials.jp/en/

## ■ Precautions

- Do not connect batteries charged with $\mathrm{V}_{\mathrm{CL}}$ or higher.
- If the connected batteries include a battery charged with $V_{C L}$ or higher, this IC may become the overcharge status after all pins are connected.
- In some application circuits, even if an overcharged battery is not included, the order of connecting batteries may be restricted to prevent transient output of the CO pin detection pulses when the batteries are connected. Perform thorough evaluation with the actual application circuit.
- The application conditions for the input voltage, the output voltage, and the load current should not exceed the power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.


## ■ Characteristics (Typical Data)

1. Current consumption
2. 1 lope vs. VDD

3. 2 lope vs. Ta

4. Detection voltage, release voltage
5. 1 Vcu vs. Ta

6. 2 Vcl vs. Ta

7. Delay time
8. 1 tcu vs. Ta


## 4. Output pin

4. 1 Icoh vs. $V_{\text {DD }}$

5. 2 Icol vs. $V_{\text {dD }}$

6. $3 \mathrm{~V}_{\mathrm{coH}}$ vs. $\mathrm{V}_{\mathrm{dD}}$


## ■ Marking Specifications

1. TMSOP-8

(1):
(2) to (4):
(5):
(6) to (8):

Blank
Product code (refer to Product name vs. Product code)
Blank
Lot number

Product name vs. Product code

| Product Name | Product Code |  |  |
| :---: | :---: | :---: | :---: |
|  | $(2)$ | $(3)$ | $(4)$ |
| S-82K5BAA-K8T2U | b | F | A |

2. SNT-8A

(1): Blank
(2) to (4): Product code (refer to Product name vs. Product code)
(5), (6):
(7) to (11):

## Blank

Lot number

Product name vs. Product code

| Product Name | Product Code |  |  |
| :--- | :---: | :---: | :---: |
|  | $(2)$ | $(3)$ | $(4)$ |
| S-82K5BAA-I8T1U | b | F | A |

## ■ Power Dissipation

## TMSOP-8



| Board | Power Dissipation (PD) |
| :---: | :---: |
| A | 0.63 W |
| B | 0.75 W |
| C | - |
| D | - |
| E | - |

SNT-8A


| Board | Power Dissipation (PD) |
| :---: | :---: |
| A | 0.47 W |
| B | 0.58 W |
| C | - |
| D | - |
| E | - |

## TMSOP-8 Test Board

(1) Board A


| Item |  | Specification |
| :---: | :---: | :---: |
| Size [mm] |  | $114.3 \times 76.2 \times \mathrm{t} 1.6$ |
| Material |  | FR-4 |
| Number of copper foil layer |  | 2 |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 |
|  | 2 | - |
|  | 3 | - |
|  | 4 | $74.2 \times 74.2 \times \mathrm{t} 0.070$ |
| Thermal via |  | - |

(2) Board B


| Item | Specification |  |
| :--- | :--- | :--- |
| Size $[\mathrm{mm}]$ | $114.3 \times 76.2 \times \mathrm{t1.6}$ |  |
| Material | FR-4 |  |
| Number of copper foil layer | 4 |  |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 |
|  | 2 | $74.2 \times 74.2 \times \mathrm{t0.035}$ |
|  | 3 | $74.2 \times 74.2 \times \mathrm{t0.035}$ |
|  | 4 | $74.2 \times 74.2 \times \mathrm{t0.070}$ |
| Thermal via |  |  |

No. TMSOP8-A-Board-SD-1.0

## SNT-8A Test Board

(1) Board A

IC Mount Area


| Item |  | Specification |
| :---: | :---: | :---: |
| Size [mm] |  | $114.3 \times 76.2 \times \mathrm{t} 1.6$ |
| Material |  | FR-4 |
| Number of copper foil layer |  | 2 |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 |
|  | 2 | - |
|  | 3 | - |
|  | 4 | $74.2 \times 74.2 \times \mathrm{t} 0.070$ |
| Thermal via |  | - |

(2) Board B


| Item | Specification |  |
| :--- | :--- | :--- |
| Size $[\mathrm{mm}]$ | $114.3 \times 76.2 \times \mathrm{t} 1.6$ |  |
| Material | FR-4 |  |
| Number of copper foil layer | 4 |  |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 |
|  | 2 | $74.2 \times 74.2 \times \mathrm{t0.035}$ |
|  | 3 | $74.2 \times 74.2 \times \mathrm{t0.035}$ |
|  | 4 | $74.2 \times 74.2 \times \mathrm{t0.070}$ |
| Thermal via |  |  |



No. FM008-A-P-SD-1.2

| TITLE | TMSOP8-A-PKG Dimensions |
| :---: | :---: |
| No. | FM008-A-P-SD-1.2 |
| ANGLE | mm |
| UNIT |  |
|  |  |
|  |  |
| ABLIC Inc. |  |



No. FM008-A-C-SD-3.0

| TITLE | TMSOP8-A-Carrier Tape |
| :---: | :---: |
| No. | FM008-A-C-SD-3.0 |
| ANGLE |  |
| UNIT | mm |
|  |  |
|  |  |
| ABLIC Inc. |  |



No. FM008-A-R-SD-2.0

| TITLE | TMSOP8-A-Reel |  |  |
| :---: | :---: | :---: | :---: |
| No. | FM008-A-R-SD-2.0 |  |  |
| ANGLE |  |  |  |
| UNIT | Qm | 4,000 |  |
|  |  |  |  |
|  | ABLIC Inc. |  |  |



No. PH008-A-P-SD-2. 1

| TITLE | SNT-8A-A-PKG Dimensions |
| :---: | :---: |
| No. | PH008-A-P-SD-2.1 |
| ANGLE | ¢ |
| UNIT | mm |
|  |  |
|  |  |
| ABLIC Inc. |  |




No. PH008-A-C-SD-2.0

| TITLE | SNT-8A-A-Carrier Tape |
| :---: | :---: |
| No. | PH008-A-C-SD-2.0 |
| ANGLE |  |
| UNIT | mm |
|  |  |
|  |  |
| ABLIC Inc. |  |



Enlarged drawing in the central part


No. PH008-A-R-SD-2.0

| TITLE | SNT-8A-A-Reel |  |  |
| :---: | :---: | :---: | :---: |
| No. | PH008-A-R-SD-2.0 |  |  |
| ANGLE |  | QTY. |  |
| UNIT | mm | 500 |  |
|  |  |  |  |
|  |  |  |  |
| ABLIC Inc. |  |  |  |


※1．ランドパターンの幅に注意してください（ 0.25 mm min．／ 0.30 mm typ．）。
※2．パッケージ中央にランドパターンを広げないでください（ $1.96 \mathrm{~mm} ~ 2.06 \mathrm{~mm}$ ）。
注意 1．パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
2．パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から 0.03 mm以下にしてください。
3．マスク開ロサイズと開ロ位置はランドパターンと合わせてください。
4．詳細は＂SNTパッケージ活用の手引き＂を参照してください。
※1．Pay attention to the land pattern width（ 0.25 mm min．／ 0.30 mm typ．）．
※2．Do not widen the land pattern to the center of the package（ 1.96 mm to 2.06 mm ）．
Caution 1．Do not do silkscreen printing and solder printing under the mold resin of the package．
2．The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface．
3．Match the mask aperture size and aperture position with the land pattern．
4．Refer to＂SNT Package User＇s Guide＂for details．
※1．请注意焊盘模式的宽度（ $0.25 \mathrm{~mm} \min . / 0.30 \mathrm{~mm}$ typ．）。
※2．请勿向封装中间扩展焊盘模式（ $1.96 \mathrm{~mm} \sim 2.06 \mathrm{~mm}$ ）。
注意 1．请勿在树脂型封装的下面印刷丝网，焊锡。
2．在封装下，布线上的阻焊膜厚度（从焊盘模式表面起）请控制在 0.03 mm 以下。
3．钢网的开口尺寸和开口位置请与焊盘模式对齐。
4．详细内容请参阅＂SNT 封装的应用指南＂。

No．PH008－A－L－SD－4． 1

| TITLE | SNT－8A－A <br> －Land Recommendation |
| :---: | :---: |
| No． | PH008－A－L－SD－4．1 |
| ANGLE |  |
| UNIT | mm |
|  |  |
|  |  |
| ABLIC Inc． |  |

## Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.
