

# **S-19518 Series**

www.ablic.com

# AUTOMOTIVE, 125°C OPERATION, 36 V INPUT, 250 mA, BUILT-IN WINDOW WATCHDOG TIMER VOLTAGE REGULATOR WITH RESET FUNCTION

© ABLIC Inc., 2019-2023 Rev.1.5\_00

The S-19518 Series, developed by using high-withstand voltage CMOS technology, is a low dropout positive voltage regulator with the window watchdog timer and the reset function, which has high-withstand voltage. The monitoring time of watchdog timer can be adjusted by an external capacitor. Moreover, a voltage detection circuit which monitors the output voltage is also prepared.

ABLIC Inc. offers a "thermal simulation service" which supports the thermal design in conditions when our power management ICs are in use by customers. Our thermal simulation service will contribute to reducing the risk in the thermal design at customers' development stage.

ABLIC Inc. also offers FIT rate calculated based on actual customer usage conditions in order to support customer functional safety design.

Contact our sales representatives for details.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product for these purposes, it is imperative to contact our sales representatives.

#### ■ Features

#### Regulator block

Output voltage: 3.3 V, 5.0 VInput voltage: 3.0 V to 36.0 V

• Output voltage accuracy:  $\pm 2.0\%$  (T<sub>j</sub> = -40°C to +150°C)

Dropout voltage: 100 mV typ. (5.0 V output product, I<sub>OUT</sub> = 100 mA)
 Output current: Possible to output 250 mA (V<sub>IN</sub> = V<sub>OUT(S)</sub> + 1.0 V)\*1
 Input and output capacitors: A ceramic capacitor of 1.0 μF or more can be used.

Built-in overcurrent protection circuit:
 Built-in thermal shutdown circuit:
 Detection temperature 170°C typ.

• Built-in ON / OFF circuit:

Ensures long battery life.

#### **Detector block**

• Detection voltage: 2.6 V to 4.7 V, selectable in 0.1 V step • Detection voltage accuracy:  $\pm 2.0\%$  (T<sub>j</sub> = -40°C to +150°C)

• Hysteresis width: 0.12 V min.

• Release delay time is adjustable\*2: 20 ms typ. (C<sub>DLY</sub> = 10 nF)

#### Watchdog timer block

• Watchdog activation current: 1.5 mA typ.

• Watchdog trigger time is adjustable\*2: 46 ms typ.  $(C_{DLY} = 10 \text{ nF})$ 

• Autonomous watchdog operation function: Watchdog timer operates due to detection of load current.

Watchdog mode:
 Window mode

#### Overall

• Current consumption: 3.2 μA typ. (During regulator operation, during watchdog timer deactivation)

0.1 μA typ. (During regulator stop)

• Operation temperature range: Ta = -40°C to +125°C

• Lead-free (Sn 100%), halogen-free

• Withstand 45 V load dump

• AEC-Q100 qualified\*3

- \*1. Please make sure that the loss of the IC will not exceed the power dissipation when the output current is large.
- \*2. The release delay time and the watchdog trigger time can be adjusted by connecting  $C_{DLY}$  to the DLY pin.
- \*3. Contact our sales representatives for details.


## ■ Applications

• Constant-voltage power supply for automotive electric component, monitoring of microcontroller

## ■ Packages

- TO-252-9S
- HSOP-8A

# **■** Block Diagram



**\*1.** The ON / OFF circuit controls the internal circuit and the output transistor.


Figure 1

## ■ AEC-Q100 Qualified

This IC supports AEC-Q100 for the operation temperature grade 1. Contact our sales representatives for details of AEC-Q100 reliability specification.

## **■ Product Name Structure**

## 1. Product name



- \*1. Refer to the tape drawing.
- \*2. Refer to "2. Product option list".

## 2. Product option list

Table 1 Output Voltage

Set Output Voltage	Symbol		
5.0 V	F		
3.3 V	Υ		

Table 2	Detection	Valtaga
I ADJE Z	Detection	vonace

et Detection Voltage	Symbol	Set Detection Voltage	Symbo
4.7 V	J	3.6 V	V
4.6 V	K	3.5 V	W
4.5 V	L	3.4 V	Х
4.4 V	М	3.3 V	Υ
4.3 V	N	3.2 V	Z
4.2 V	Р	3.1 V	0
4.1 V	Q	3.0 V	1
4.0 V	R	2.9 V	2
3.9 V	S	2.8 V	3
3.8 V	T	2.7 V	4
3.7 V	U	2.6 V	5

**Remark** Set output voltage  $\geq$  Set detection voltage + 0.3 V

# 3. Packages

Table 3 Package Drawing Codes

Package Name	Package Name Dimension		Reel	Land
TO-252-9S	VA009-A-P-SD	VA009-A-C-SD	VA009-A-R-SD	VA009-A-L-SD
HSOP-8A	FH008-A-P-SD	FH008-A-C-SD	FH008-A-R-SD	FH008-A-L-SD

## 4. Product name list

Table 4

Output Voltage (Vоит)	Detection Voltage (-VDET)	TO-252-9S	HSOP-8A
$3.3~V \pm 2.0\%$	2.8 V ± 2.0%	S-19518AY3A-V9T1U4	S-19518AY3A-E8T1U4
$3.3~V \pm 2.0\%$	2.9 V ± 2.0%	S-19518AY2A-V9T1U4	S-19518AY2A-E8T1U4
$3.3~V \pm 2.0\%$	3.0 V ± 2.0%	S-19518AY1A-V9T1U4	S-19518AY1A-E8T1U4
5.0 V ± 2.0%	4.2 V ± 2.0%	S-19518AFPA-V9T1U4	S-19518AFPA-E8T1U4
5.0 V ± 2.0%	4.6 V ± 2.0%	S-19518AFKA-V9T1U4	S-19518AFKA-E8T1U4

Remark Please contact our sales representatives for products other than the above.

# **■** Pin Configurations

## 1. TO-252-9S




Figure 2

Table 5					
Pin No.	Symbol		Description		
1	VOUT	Voltage output p	oin (Regulator block)		
2	WEN	Watchdog enab	le pin		
3	DLY	Connection pin for release delay time and monitoring time adjustment capacitor			
4	NC*1	No connection			
5	VSS	GND pin			
0	MO / DO*2	WO	Watchdog output pin		
6	WO / RO*2	RO	Reset output pin		
7	WI	Watchdog input	pin		
8	EN	Enable pin			
9	VIN	Voltage input pir	n (Regulator block)		

- \*1. The NC pin is electrically open.
  - The NC pin can be connected to the VIN pin or the VSS pin.
- \*2. The WO / RO pin combines the watchdog output pin and the reset output pin.

#### 2. HSOP-8A




Table 6

Pin No.	Symbol		Description	
1	VOUT	Voltage output pin (Regulator block)		
2	WEN	Watchdog enabl	e pin	
3	VSS	GND pin		
4	DLY	Connection pin for release delay time and monitoring time adjustment capacitor		
_	MO / DO*2	WO	Watchdog output pin	
5	WO / RO*2	RO	Reset output pin	
6	WI	Watchdog input pin		
7	EN	Enable pin		
8	VIN	Voltage input pir	n (Regulator block)	

Figure 3

- **\*1.** Connect the heat sink of backside at shadowed area to the board, and set electric potential GND. However, do not use it as the function of electrode.
- \*2. The WO / RO pin combines the watchdog output pin and the reset output pin.

# ■ Absolute Maximum Ratings

Table 7

 $(T_j = -40^{\circ}C \text{ to } +150^{\circ}C \text{ unless otherwise specified})$ 

Item	Symbol	Absolute Maximum Rating	Unit
VIN pin voltage	V <sub>IN</sub>	Vss – 0.3 to Vss + 45.0	V
EN pin voltage	V <sub>EN</sub>	$V_{SS} - 0.3$ to $V_{SS} + 45.0$	V
VOUT pin voltage	Vout	$V_{SS} - 0.3 \text{ to } V_{IN} + 0.3 \le V_{SS} + 7.0$	V
DLY pin voltage	$V_{DLY}$	$V_{SS} - 0.3$ to $V_{OUT} + 0.3 \le V_{SS} + 7.0$	V
WEN pin voltage	V <sub>WEN</sub>	$V_{SS} - 0.3 \text{ to } V_{SS} + 7.0$	V
WI pin voltage	Vwi	$V_{SS} - 0.3 \text{ to } V_{OUT} + 0.3 \le V_{SS} + 7.0$	V
WO / RO pin voltage	Vwo / Ro	$V_{SS} - 0.3 \text{ to } V_{OUT} + 0.3 \le V_{SS} + 7.0$	V
Output ourrent	louт	325	mA
Output current	lwo/RO	30	mA
Junction temperature	Tj	-40 to +150	°C
Operation ambient temperature	Topr	-40 to +125	°C
Storage temperature	T <sub>stg</sub>	-40 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

## **■** Thermal Resistance Value

Table 8

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
			Board A	ı	84	_	°C/W
			Board B	1	1	_	°C/W
		TO-252-9S	Board C	ı	1	_	°C/W
	θЈА		Board D	_	_	_	°C/W
			Board E	1	24	_	°C/W
Junction-to-ambient thermal resistance <sup>1, *2</sup>			Board A	ı	105	-	°C/W
			Board B	I	1	-	°C/W
		HSOP-8A	Board C	1	1	_	°C/W
			Board D	1	-	_	°C/W
			Board E	_	31	_	°C/W

<sup>\*1.</sup> Test environment: compliance with JEDEC STANDARD JESD51-2A

**Remark** Refer to "■ **Power Dissipation**" and "**Test Board**" for details.

<sup>\*2.</sup> Measurement values when this IC is mounted on each board

# **■** Recommended Operation Conditions

Table 9

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
		_	3.0	_	36.0	V
VIN pin voltage	Vin	Autonomous watchdog operation function*1	V <sub>OUT(S)</sub> + 1.0	ı	36.0	V
EN pin voltage	V <sub>EN</sub>	_	0	ı	$V_{IN}$	V
WEN pin voltage	$V_{\text{WEN}}$	_	0	_	Vout	V
WI pin voltage	Vwi	_	0	_	Vout	V
Watchdog input "H" time*2	thigh	_	5.0	_	_	μs
Watchdog input "L" time*2	t <sub>low</sub>	_	5.0	ı	ı	μs
Watchdog input frequency*2	fwı	Duty ratio 50%	_	ı	0.2	MHz
Input capacitance	CIN	_	1.0	_	_	μF
Output capacitance	CL	_	1.0	_	_	μF
Equivalent series resistance	Resr	Output capacitor (C∟)	_	_	100	Ω
Release delay time and monitoring time adjustment capacitance*3	C <sub>DLY</sub>	_	1	10	-	nF
External pull-up resistance for output pin	R <sub>extR</sub>	Connected to WO / RO pin	3	_	_	kΩ

- \*1. Refer to "3. Watchdog timer block" in "■ Operation" for the autonomous watchdog operation function.
- \*2. When inputting a rising edge that satisfies the condition of **Figure 4** to the WI pin, the watchdog timer detects a trigger.
  - The signal input from the monitored object by the watchdog timer should satisfy the condition of **Figure 4**.
- \*3. Refer to "2. Release delay time and monitoring time adjustment capacitor (C<sub>DLY</sub>)" in "■ Selection of External Parts" for the details.




Figure 4

Caution Generally a series regulator may cause oscillation, depending on the selection of external parts. Confirm that no oscillation occurs in the actual application using capacitors that meet the above C<sub>IN</sub>, C<sub>L</sub>, and R<sub>ESR</sub>.

#### **■** Electrical Characteristics

## 1. Regulator block

Table 10

( $V_{IN}$  = 13.5 V,  $T_j$  = -40°C to +150°C unless otherwise specified)

Item	Symbol	Cond	lition	Min.	Тур.	Max.	Unit	Test Circuit
Output voltage*1	V <sub>OUT(E)</sub>	$V_{OUT(S)} + 1.0 \text{ V} \le V$ 1 mA $\le I_{OUT} \le 100$		V <sub>OUT(S)</sub> - 2.0%	V <sub>OUT(S)</sub>	V <sub>OUT(S)</sub> + 2.0%	٧	1
Output current*2	Гоит	$V_{IN} \ge V_{OUT(S)} + 1.0$	V	250* <sup>7</sup>	_	_	mA	2
		- 100 mA	V <sub>OUT(S)</sub> = 3.3 V	_	120	240	mV	1
Dropout voltage*3	V <sub>drop</sub>	I <sub>OUT</sub> = 100 mA	V <sub>OUT(S)</sub> = 5.0 V	-	100	200	mV	1
Dropout voltage	<b>V</b> drop	J - 250 A	V <sub>OUT(S)</sub> = 3.3 V	-	300	600	mV	1
		I <sub>ОUТ</sub> = 250 mA	$V_{OUT(S)} = 5.0 \text{ V}$	_	250	500	mV	1
Line regulation*4	$\frac{\Delta V_{\text{OUT1}}}{\Delta V_{\text{IN}} \bullet V_{\text{OUT}}}$	$V_{OUT(S)} + 1.0 \text{ V} \le V$ $I_{OUT} = 1 \text{ mA}$	$V_{OUT(S)} + 1.0 \text{ V} \le V_{IN} \le 36.0 \text{ V},$		0.01	0.02	%/V	1
Load regulation*5	$\Delta V_{\text{OUT2}}$	$V_{IN} = V_{OUT(S)} + 1.0 \text{ V},$ 1 mA \leq I <sub>OUT</sub> \leq 250 mA, Ta = +25°C		_	10	50	mV	1
Input voltage	Vin	_		3.0	_	36.0	V	_
EN pin input voltage "H"	V <sub>SH,EN</sub>	_	-	2	ı	-	V	4
EN pin input voltage "L"	V <sub>SL,EN</sub>	_	-	-	1	0.8	٧	4
EN pin input current "H"	Ish,EN	V <sub>EN</sub> = V <sub>IN</sub>		_	-	1	μΑ	4
EN pin input current "L"	I <sub>SL,EN</sub>	V <sub>EN</sub> = 0 V		_	_	0.1	μΑ	4
Ripple rejection	IRRI	$V_{IN} = 13.5 \text{ V},$ $I_{OUT} = 30 \text{ mA},$	V <sub>OUT(S)</sub> = 3.3 V	_	65	_	dB	3
, ,	' '	f = 100  Hz, $\Delta V_{rip} = 1.0 V_{p-p}$	V <sub>OUT(S)</sub> = 5.0 V	_	60	_	dB	3
Limit current*6	I <sub>LIM</sub>	$V_{IN} = V_{OUT(S)} + 1.0$	V, Ta = +25°C	250	450	650	mΑ	2
Short-circuit current	Ishort	$V_{IN} = 13.5 \text{ V}, V_{OUT} = 0 \text{ V},$ $Ta = +25^{\circ}C$		40	80	120	mA	2
Thermal shutdown detection temperature	T <sub>SD</sub>	Junction temperature		_	170	_	°C	_
Thermal shutdown release temperature	T <sub>SR</sub>	Junction temperat	ure	_	135	_	°C	_

<sup>\*1.</sup> The accuracy is guaranteed when the input voltage, output current, and temperature satisfy the conditions listed above.

 $\begin{array}{ll} V_{\text{OUT(S)}} \colon & \text{Set output voltage} \\ V_{\text{OUT(E)}} \colon & \text{Actual output voltage} \end{array}$ 

- \*2. The output current when increasing the output current gradually until the output voltage has reached the value of 95% of V<sub>OUT(E)</sub>.
- \*3. The difference between input voltage (V<sub>IN1</sub>) and the output voltage when decreasing input voltage (V<sub>IN</sub>) gradually until the output voltage has dropped out to the value of 98% of output voltage (V<sub>OUT3</sub>).

 $V_{drop}$ :  $V_{IN1} - (V_{OUT3} \times 0.98)$ 

 $V_{OUT3}$ : Output voltage when  $V_{IN} = V_{OUT(S)} + 1.0 \text{ V}$ 

- \*4. The dependency of the output voltage against the input voltage. The value shows how much the output voltage changes due to a change in the input voltage while keeping output current constant.
- \*5. The dependency of the output voltage against the output current. The value shows how much the output voltage changes due to a change in the output current while keeping input voltage constant.
- **\*6.** The current limited by overcurrent protection circuit.
- \*7. Due to limitation of the power dissipation, this value may not be satisfied. Attention should be paid to the power dissipation when the output current is large.

  This specification is guaranteed by design.

#### 2. Detector block

Table 11

 $(T_i = -40^{\circ}\text{C to } +150^{\circ}\text{C unless otherwise specified})$ 

			$(1_j = -40)$	ノ LO + 15U 「	Unless of	inerwise s	specified
ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Detection voltage*1	-V <sub>DET</sub>	-	-V <sub>DET(S)</sub> - 2.0%	-V <sub>DET(S)</sub>	-V <sub>DET(S)</sub> + 2.0%	>	5
Hysteresis width*2	V <sub>HYS</sub>	_	120	150	180	mV	5
Reset output voltage "H"	V <sub>ROH</sub>	-	V <sub>OUT(S)</sub> × 0.9	1	_	>	5
Reset output voltage "L"	V <sub>ROL</sub>	$V_{OUT} \ge 1.0 \text{ V}, \text{ R}_{\text{extR}} \ge 3 \text{ k}\Omega,$ Connected to VOUT pin	-	0.2	0.4	<b>V</b>	5
Reset pull-up resistance	R <sub>RO</sub>	VOUT pin internal resistance, $V_{OUT} \ge +V_{DET}$	20	30	45	kΩ	_
Reset output current	I <sub>RO</sub>	$V_{RO} = 0.4 \text{ V}, V_{OUT} = -V_{DET(S)} \times 0.95$	3.0	I	-	mA	6
Release delay time*3	t <sub>rd</sub>	C <sub>DLY</sub> = 10 nF	16	20	24	ms	5
Reset reaction time*4	t <sub>rr</sub>	_	_	_	200	μs	5

- \*1. The VOUT pin voltage at which the output of the RO pin switches from "H" to "L".
  - -V<sub>DET(S)</sub>: Set detection voltage
  - -V<sub>DET</sub>: Actual detection voltage
- \*2. The voltage difference between the detection voltage ( $-V_{DET}$ ) and the release voltage ( $+V_{DET}$ ). The relation between the actual output voltage ( $V_{OUT(E)}$ ) of the regulator block and the actual release voltage ( $+V_{DET} = -V_{DET} + V_{HYS}$ ) of the detector block is as follows.

$$V_{\text{OUT(E)}} > +V_{\text{DET}}$$

- \*3. The time from when V<sub>OUT</sub> exceeds +V<sub>DET</sub> to when the RO pin output inverts (Refer to **Figure 5**). This value changes according to the release delay time and monitoring time adjustment capacitor (C<sub>DLY</sub>).
- \*4. The time from when V<sub>OUT</sub> falls below –V<sub>DET</sub> to when the RO pin output inverts (Refer to Figure 6).




Figure 5 Release Delay Time

Figure 6 Reset Reaction Time

## 3. Watchdog timer block

Table 12

 $(V_{IN} = 13.5 \text{ V}, T_j = -40^{\circ}\text{C} \text{ to } +150^{\circ}\text{C} \text{ unless otherwise specified})$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Watchdog activation threshold current	I <sub>O,WDact</sub>	-	_	1.5	1.9	mA	9
Watchdog deactivation threshold current	I <sub>O,WDdeact</sub>	-	0.85	1.25	ı	mA	9
WI pin input voltage "H"	V <sub>SH,WI</sub>	-	V <sub>OUT(S)</sub> × 0.7	-	-	V	7
WI pin input voltage "L"	V <sub>SL,WI</sub>	-	-	I	$V_{\text{OUT(S)}} \times 0.3$	٧	7
WI pin input current "H"	I <sub>SH,WI</sub>	V <sub>WI</sub> = V <sub>OUT(S)</sub>	-	1	1	μΑ	7
WI pin input current "L"	I <sub>SL,WI</sub>	V <sub>WI</sub> = 0 V	_	1	0.1	μΑ	7
WEN pin input voltage "H"	V <sub>SH,WEN</sub>	_	2	-	_	V	8
WEN pin input voltage "L"	V <sub>SL,WEN</sub>	_	_	-	0.8	V	8
WEN pin input curernt "H"	I <sub>SH,WEN</sub>	$V_{WEN} = V_{OUT(S)}$	_	ı	1	μΑ	8
WEN pin input current "L"	I <sub>SL,WEN</sub>	V <sub>WEN</sub> = 0 V	1	1	0.1	μΑ	8
Watchdog output "L" time*1	t <sub>WD,L</sub>	C <sub>DLY</sub> = 10 nF	9.2	11.5	13.8	ms	9
Watchdog trigger time*2	t <sub>WI,tr</sub>	C <sub>DLY</sub> = 10 nF	39.1	46	52.9	ms	9
Watchdog double-pulse detection time*3	t <sub>WI,dp</sub>	C <sub>DLY</sub> = 10 nF	9.2	11.5	13.8	ms	9

<sup>\*1.</sup> The time when the WO / RO pin continues "L" after the watchdog timer detects a time-out or double-pulse (Refer to Figure 7). This value changes according to C<sub>DLY</sub>.

<sup>\*3.</sup> The time from when the watchdog timer initiates the detection of a trigger signal to when a trigger is detected again before twi,dp elapses and the WO / RO pin output changes to "L" (Refer to **Figure 8**). This value changes according to CDLY.




Figure 7 Watchdog Trigger Time

Figure 8 Watchdog Double-pulse Detection Time

<sup>\*2.</sup> The time from when the watchdog timer initiates the detection of a trigger signal to when a time-out is detected and the WO / RO pin output changes to "L" (Refer to Figure 7). This value changes according to C<sub>DLY</sub>.


## 4. Overall

Table 13

( $V_{IN}$  = 13.5 V,  $T_j$  = -40°C to +150°C unless otherwise specified)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
		$V_{EN} = V_{IN}, I_{OUT} \le 10 \mu A,$ during watchdog timer deactivation		3.2	9.8	μΑ	9
Current consumption during operation	V <sub>EN</sub> = V <sub>IN</sub> , I <sub>OUT</sub> ≤ 2.5 mA, during watchdog timer activation, WO / RO pin = "H"	_	8.4	18	μΑ	9	
Current consumption during power-off	Iss2	V <sub>EN</sub> = 0 V, I <sub>OUT</sub> = 0 mA	-	0.1	4.0	μΑ	10

## **■ Test Circuits**



12 ABLIC Inc.

## ■ Standard Circuit




Figure 19

- ${}^{*}$ **1.** C<sub>IN</sub> is a capacitor for stabilizing the input.
- \*2. C<sub>L</sub> is a capacitor for stabilizing the output.
- \*3. C<sub>DLY</sub> is the release delay time and monitoring time adjustment capacitor.
- **\*4.** Connection of the external pull-up resistor is not absolutely essential since the S-19518 Series has a built-in pull-up resistor.

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation using an actual application to set the constants.

#### ■ Selection of External Parts

## 1. Input and output capacitors (C<sub>IN</sub>, C<sub>L</sub>)

The S-19518 Series requires  $C_L$  between the VOUT pin and the VSS pin for phase compensation. Operation is stabilized by a ceramic capacitor with an output capacitance of 1.0  $\mu F$  or more over the entire temperature range. When using an OS capacitor, a tantalum capacitor, or an aluminum electrolytic capacitor, the capacitance must be 1.0  $\mu F$  or more, and the ESR must be 100  $\Omega$  or less.

The values of output overshoot and undershoot, which are transient response characteristics, vary depending on the value of the output capacitor.

The required value of capacitance for the input capacitor differs depending on the application.

Caution Define the capacitance of C<sub>IN</sub> and C<sub>L</sub> by sufficient evaluation including the temperature characteristics under the actual usage conditions.

## 2. Release delay time and monitoring time adjustment capacitor (CDLY)

In the S-19518 Series, the release delay time and monitoring time adjustment capacitor ( $C_{DLY}$ ) is necessary between the DLY pin and the VSS pin to adjust the release delay time ( $t_{rd}$ ) of the detector and the monitoring time of the watchdog timer.

The set release delay time  $(t_{rd(S)})$ , the set watchdog trigger time  $(t_{WI,tr(S)})$ , the set watchdog output "L" time  $(t_{WD,L(S)})$  and the set watchdog double-pulse detection time  $(t_{WI,dp(S)})$  are calculated by using following equations, respectively. The release delay time  $(t_{rd})$ , the watchdog trigger time  $(t_{WI,tr})$ , the watchdog output "L" time  $(t_{WD,L})$  and the watchdog double-pulse detection time  $(t_{WI,dp})$  at the time of the condition of  $C_{DLY} = 10$  nF are shown in "**Electrical Characteristics**".

$$t_{rd(S)}\left[ms\right] = t_{rd}\left[ms\right] \times \frac{C_{DLY}\left[nF\right]}{10\left[nF\right]}$$

$$t_{WI,tr(S)} \text{ [ms]} = t_{WI,tr} \text{ [ms]} \times \frac{C_{DLY} \text{ [nF]}}{10 \text{ [nF]}}$$

$$t_{WD,L(S)}$$
 [ms] =  $t_{WD,L}$  [ms]  $\times \frac{C_{DLY}$  [nF]  $10$  [nF]

$$t_{WI,dp(S)} \text{ [ms]} = t_{WI,dp} \text{ [ms]} \times \frac{C_{DLY} \text{ [nF]}}{10 \text{ [nF]}}$$

Caution 1. The above equations will not guarantee successful operation. Perform thorough evaluation including the temperature characteristics using an actual application to set the constants.

- 2. Mounted board layout should be made in such a way that no current flows into or flows from the DLY pin since the impedance of the DLY pin is high, otherwise correct delay time and monitoring time may not be provided.
- 3. Select  $C_{DLY}$  whose leakage current can be ignored against the built-in constant current (0.6  $\mu$ A typ.). The leakage current may cause deviation in delay time and monitoring time. When the leakage current is larger than the built-in constant current, no release takes place.
- 4. Deviations of C<sub>DLY</sub> are not included in the equations mentioned above. Be sure to determine the constants considering the deviation of C<sub>DLY</sub> to be used.

## ■ Operation

## 1. Regulator block

#### 1.1 Basic operation

Figure 20 shows the block diagram of the regulator in the S-19518 Series.

The error amplifier compares the reference voltage ( $V_{ref}$ ) with feedback voltage ( $V_{fb}$ ), which is the output voltage resistance-divided by feedback resistors ( $R_s$  and  $R_f$ ). It supplies the gate voltage necessary to maintain the constant output voltage which is not influenced by the input voltage and temperature change, to the output transistor.




Figure 20

#### 1. 2 Output transistor

In the S-19518 Series, a low on-resistance P-channel MOS FET is used as the output transistor.

Be sure that  $V_{\text{OUT}}$  does not exceed  $V_{\text{IN}} + 0.3$  V to prevent the voltage regulator from being damaged due to reverse current flowing from the VOUT pin through a parasitic diode to the VIN pin, when the potential of  $V_{\text{OUT}}$  became higher than  $V_{\text{IN}}$ .

#### 1. 3 Overcurrent protection circuit

The S-19518 Series includes an overcurrent protection circuit which having the characteristics shown in "1. 1 Output voltage vs. Output current (When load current increases) (Ta = +25°C)" of "1. Regulator block" in "■ Characteristics (Typical Data)", in order to limit an excessive output current and overcurrent of the output transistor due to short-circuiting between the VOUT pin and the VSS pin. The current when the output pin is short-circuited (I<sub>short</sub>) is internally set at 80 mA typ., and the load current when short-circuiting is limited based on this value. The output voltage restarts regulating if the output transistor is released from overcurrent status.

Caution This overcurrent protection circuit does not work as for thermal protection. If this IC long keeps short circuiting, pay attention to the conditions of input voltage and load current so that, under the usage conditions including short circuit, the loss of the IC will not exceed power dissipation.

#### 1. 4 Thermal shutdown circuit

The S-19518 Series has a thermal shutdown circuit to limit self-heating. When the junction temperature rises to 170°C typ., the thermal shutdown circuit operates to stop regulating. After that, when the junction temperature drops to 135°C typ., the thermal shutdown circuit is released to restart regulating.

Due to self-heating of the S-19518 Series, if the thermal shutdown circuit starts operating, it stops regulating so that the output voltage drops. For this reason, self-heating is limited and the IC's temperature drops.

When the temperature drops, the thermal shutdown circuit is released to restart regulating, thus self-heating is generated again due to rising of the output voltage. Repeating this procedure makes the waveform of the VOUT pin output into a pulse-like form. This phenomenon continues unless decreasing either or both of the input voltage and the output current in order to reduce the internal power consumption, or decreasing the ambient temperature. Note that the product may suffer physical damage such as deterioration if the above phenomenon occurs continuously.

Table 14

Thermal Shutdown Circuit	VOUT Pin Voltage	
Detect: 170°C typ.*1	V <sub>SS</sub> level	
Release: 135°C typ.*1	Set value	

<sup>\*1.</sup> Junction temperature

#### 1. 5 ON / OFF circuit

The ON / OFF circuit controls the internal circuit and the output transistor in order to start and stop the regulator. When the EN pin is set to "L" (OFF), the internal circuit stops operating and the output transistor between the VIN pin and the VOUT pin is turned off, reducing current consumption significantly.

The internal equivalent circuit related to the EN pin is configured as shown in **Figure 21**. Since the EN pin is internally pulled down by the constant current source, the EN pin is set to "L" if it is used in the floating status, and the output transistor is turned off. However, in order that the EN pin becomes OFF certainly, connect the EN pin to GND so that "L" is certainly input to the EN pin, since the impedance of the EN pin becomes high when using the EN pin in the floating status.

When not using the EN pin, connect it to the VIN pin. Note that the current consumption increases when an intermediate voltage is applied to the EN pin.

Table 15

EN Pin	Internal Circuit	VOUT Pin Voltage	Current Consumption
"H": ON	Operate	Constant value*1	Iss <sub>1</sub>
"L": OFF	Stop	Pulled down to V <sub>SS</sub> *2	I <sub>SS2</sub>

<sup>\*1.</sup> The constant value is output due to the regulating based on the set output voltage value.

<sup>\*2.</sup> The VOUT pin voltage is pulled down to  $V_{SS}$  due to combined resistance ( $R_{LOW}$  = 1.2 k $\Omega$  typ.) of the discharge shunt circuit and the feedback resistors, and a load.




Figure 21

#### 2. Detector block

#### 2. 1 Basic operation

- (1) When the output voltage (V<sub>OUT</sub>) of the regulator is release voltage (+V<sub>DET</sub>) of the detector or higher, the Nch transistor (N1 and N2) are turned off and "H" is output to the RO pin. Since the Pch transistor (P1) is turned on, the input voltage to the comparator (C1) is R<sub>B</sub> V<sub>OUT</sub>/R<sub>A</sub> + R<sub>B</sub>.
- (2) Even if  $V_{OUT}$  decreases to  $+V_{DET}$  or lower, "H" is output to the RO pin when  $V_{OUT}$  is the detection voltage  $(-V_{DET})$  or higher. When  $V_{OUT}$  decreases to  $-V_{DET}$  (point A in **Figure 23**) or lower, N1 which is controlled by C1 is turned on, and  $C_{DLY}$  is discharged. At the same time, N2, which is controlled by the delay circuit, is turned on, and "L" is output to the RO pin. At this time, P1 is turned off, and the input voltage to C1 is  $\frac{R_B \bullet V_{OUT}}{R_A + R_B + R_C}$ .
- (3) If  $V_{OUT}$  further decreases to the IC's minimum operation voltage or lower, the RO pin output becomes uncertain. If the RO pin is pulled up, "H" is output.
- (4) When  $V_{OUT}$  increases to the IC's minimum operation voltage or higher, "L" is output to the RO pin. Moreover, even if  $V_{OUT}$  exceeds  $-V_{DET}$ , the output is "L" when  $V_{OUT}$  is lower than  $+V_{DET}$ .
- (5) When V<sub>OUT</sub> increases to +V<sub>DET</sub> (point B in **Figure 23**) or higher, N1 is turned off and C<sub>DLY</sub> is charged. When V<sub>DLY</sub> increases to the threshold voltage (1.25 V typ.), N2, which is controlled by a delay circuit, is turned off and "H" is output to the RO pin.




Figure 22 Operation of Detector Block




Figure 23 Timing Chart of Detector Block

18 ABLIC Inc.

#### 2. 2 Delay circuit

When the output voltage  $(V_{OUT})$  of the regulator rises under the status that "L" is output to the RO pin, the reset release signal is output to the RO pin later than when  $V_{OUT}$  becomes  $+V_{DET}$ . The release delay time  $(t_{rd})$  changes according to  $C_{DLY}$ . Refer to "2. Release delay time and monitoring time adjustment capacitor  $(C_{DLY})$ " in "Selection of External Parts" for details.

In addition, if the time from when  $V_{OUT}$  decreases to  $-V_{DET}$  or lower to when  $V_{OUT}$  increases to  $+V_{DET}$  or higher is significantly shorter compared to the length of the reset reaction time ( $t_{rr}$ ), "H" output may remain in the RO pin.

Caution Since t<sub>rd</sub> depends on the charge time of C<sub>DLY</sub>, t<sub>rd</sub> may be shorter than the set value if the charge operation is initiated under the condition that a residual electric charge is left in C<sub>DLY</sub>.

#### 2. 3 Output circuit

Since the RO pin has a built-in resistor to pull up to the VOUT pin internally, the RO pin can output a signal without an external pull-up resistor

Do not connect to the pin other than VOUT pin when connecting an external pull-up resistor.

In the S-19518 Series, the reset output pin and the watchdog output pin are prepared as the WO / RO pin.

The output level of the WO / RO pin is applied by the AND logic of the reset output pin and the watchdog output pin.

Example: When the WO pin is "L" and the RO pin is "H", the WO / RO pin is "L".

Caution Define the external pull-up resistance by sufficient evaluation including the temperature characteristics under the actual usage conditions.

#### 3. Watchdog timer block

## 3. 1 Basic operation

The watchdog timer operates as follows during monitoring operation.

- (1) When the watchdog timer starts monitoring operation, it enters the Open window status, and CDLY charge-discharge operation is carried out by an internal constant current source. If a rising edge is input to the WI pin in the Open window status, the watchdog timer detects a trigger, and switches to the Closed window status. If a trigger is not detected in the Closed window status, the CDLY charge-discharge operation is carried out and if the watchdog double-pulse detection time (twi,dp) is exceeded, the watchdog timer switches to the Open window status. If the watchdog timer again detects a trigger in the Open window status, it switches to the Closed window status. During this time, the WO pin outputs "H". In order to verify the normal operation of the object being monitored, input a rising edge to the WI pin in the Open window status, and do not input a rising edge in the Closed window status.
- (2) While no triggers are detected in the Open window status, the C<sub>DLY</sub> charge-discharge operation is repeated, and once the watchdog trigger time (twi,tr) elapses after monitoring has started or after the last trigger was detected, the watchdog timer switches to the Watchdog fault status, and the WO pin outputs "L". This operation is called a "time-out detection". If the watchdog timer is deactivated while the WO pin is outputting "H", the number of charges and discharges and twi,tr elapsed time are reset.
- (3) After a time-out detection, C<sub>DLY</sub> charge-discharge operation is carried out while the WO pin outputs "L" in the Watchdog fault status. After the watchdog output "L" time (t<sub>WD,L</sub>) has elapsed, the watchdog timer switches to the Open window status and the WO pin outputs "H". Even if the watchdog timer is deactivated while the WO pin is outputting "L", the WO pin continues to output "L" until the t<sub>WD,L</sub> has elapsed.
- (4) If the watchdog timer detects a trigger in the Open window status, switching to the Closed window status, a trigger is detected again before the t<sub>Wl,dp</sub> elapses, the watchdog timer switches to the Watchdog fault status, and the WO pin outputs "L". This operation is called a "double-pulse detection".
- (5) After a double-pulse detection, CDLY charge-discharge operation is carried out while the WO pin outputs "L" in the Watchdog fault status. As with the case of (3), when two,L elapses, the watchdog timer switches to the Open window status and the WO pin outputs "H".
- (6) After the watchdog timer reverts back to the Open window status from the Watchdog fault status, operation (1), (2), or (4) is continually carried out depending on input.

Refer to Figure 25 for the status transition of watchdog timer block.




Figure 24 Timing Chart of Watchdog Timer Block

20 ABLIC Inc.




Figure 25 Status Transition of Watchdog Timer Block

\*1. If the detector block detects low voltage as a result of  $V_{OUT}$  dropping below the detection voltage ( $-V_{DET}$ ), the watchdog timer resets to the initial status. If  $V_{OUT}$  is restored and exceeds the release voltage ( $+V_{DET}$ ), the watchdog timer is activated and switches to the Power-on reset status.




Figure 26 Operation of Watchdog Timer Block

#### 3. 2 Autonomous watchdog operation function (Output current detection circuit)

Since the S-19518 Series has a built-in output current detection circuit, the watchdog timer operates autonomously. The current flows in the load is detected by the output current of the regulator, the watchdog timer initiates the activation when the output current is the watchdog activation threshold current (Io,WDact) or more, the watchdog timer is deactivated when the output current is the watchdog deactivation threshold current (Io,WDdeact) or less.

Figure 27 shows a block diagram which includes an output current detection circuit. If the regulator is connected to a microcontroller, the microcontroller operation current can be detected using the regulator output current. For example, if the microcontroller sleep operation current is lower than the watchdog deactivation threshold current (Io,wDdeact), the watchdog timer autonomously deactivates monitoring operation when the microcontroller sleeps. If the VIN pin voltage drops below the output current detection circuit minimum operation voltage, the output current detection circuit stops the operation. Refer to "■ Recommended Operation Conditions" for VIN pin voltage range.

In addition, in the S-19518 Series, if the watchdog timer is disabled using the WEN pin, the watchdog timer is deactivated regardless of the output current.




Figure 27 Operation of Output Current Detection Circuit

Caution Microcontroller is not built-in in the S-19518 Series. In addition, the above connection diagram will not guarantee successful operation. Perform thorough evaluation using the actual application to determine connections.

Since the S-19518 Series has the autonomous watchdog operation function, the watchdog timer monitoring activation is as follows.

- (1) When I<sub>OUT</sub> of the regulator is the watchdog activation threshold current (I<sub>O,WDact</sub>) or more, the input voltage (V<sub>WDact</sub>) of comparator (C1) is higher than the reference voltage (V<sub>ref</sub>), and the output of C1 is "H". At this time, the watchdog timer activated.
- (2) When I<sub>OUT</sub> decreases to the watchdog deactivation threshold current (I<sub>O,WDdeact</sub>) (point A in **Figure 28**) or less, V<sub>WDact</sub> decreases to V<sub>ref</sub> or less and the output of C1 is "L". At this time, the watchdog timer deactivates the monitoring. Even if I<sub>OUT</sub> increases, the watchdog timer continues the monitoring deactivation when I<sub>OUT</sub> is within less than I<sub>O,WDact</sub>
- (3) If IOUT further increases to IO, WDact (point B in **Figure 28**) or more, VWDact increases to Vref or higher and the output of C1 is "H". And then, the watchdog timer initiates the monitoring activation.




Figure 28 Autonomous Watchdog Operation Function

Caution If the output current of regulator transiently changes, the monitoring activation of watchdog timer may become unstable, resulting in switching between activation and deactivation. Regarding the activation at that time, perform thorough evaluation using an actual application.

#### 3. 3 Watchdog enable circuit

When inputting "L" to the WEN pin, the watchdog timer becomes Disable and stops the output current detection operation and monitoring activation. When inputting "H" to the WEN pin, the watchdog timer becomes Enable. The WEN pin is pulled down internally by the constant current source. For this reason, the WEN pin is set to "L" when using the WEN pin in the floating status, and the watchdog timer becomes Disable. However, in order that the watchdog timer becomes Disable certainly, connect the WEN pin to GND so that "L" is input to the WEN pin certainly, since the impedance of the WEN pin becomes high when using the WEN pin in the floating status. In order to fix the watchdog timer to Enable, connect the WEN pin to the VOUT pin so that "H" is input to the WEN pin.

Table 16 shows the relation between each pin status and the watchdog timer monitoring operation.

Table 16						
WEN Pin	Output Current*1	VOUT Pin Voltage	WDT Monitoring Operation			
"H"	"H"	≥+V <sub>DET</sub>	ON			
"H"	"L"	≥+V <sub>DET</sub>	OFF			
"L"	Don't care	≥+V <sub>DET</sub>	OFF			
Don't care	Don't care	≤-V <sub>DET</sub>	OFF			

<sup>\*1. &</sup>quot;H": IOUT > IO,WDact, "L": IOUT < IO,WDdeact

#### 3. 4 Watchdog input circuit

By inputting a rising edge to the WI pin, the watchdog timer detects a trigger. Refer to "■ Recommended Operation Conditions" for the input conditions of the signal to be input from the watchdog timer monitored object to the WI pin.

The WI pin is pulled down internally by a constant current source. For this reason, if the WI pin is used in a floating status, the WI pin sets to "L".

Note that if any voltage other than "L" or "H" is input to the WI pin, the current consumption increases.

Triggers are detected only when the WO pin is outputting "H" and C<sub>DLY</sub> charge-discharge operation is being carried out while the watchdog timer is carrying out monitoring operation.

Caution Under a noisy environment, the watchdog input circuit may detect the noise as a trigger signal.

Sufficiently evaluate with the actual application to confirm that a trigger is detected only in the intended signal.

#### 3. 5 Watchdog output circuit

Since the WO pin has a built-in resistor to pull up to the VOUT pin internally, the WO pin can output a signal without an external pull-up resistor

Do not connect to the pin other than VOUT pin when connecting an external pull-up resistor.

In the S-19518 Series, the reset output pin and the watchdog output pin are prepared as the WO / RO pin.

The output level of the WO / RO pin is applied by the AND logic of the reset output pin and the watchdog output pin.

Example: When the WO pin is "L" and the RO pin is "H", the WO / RO pin is "L".

Caution Define the external pull-up resistance by sufficient evaluation including the temperature characteristics under the actual usage conditions.

# **■** Timing Chart




Figure 29

#### ■ Precautions

- Wiring patterns for the VIN pin, the VOUT pin and GND should be designed so that the impedance is low. When mounting an output capacitor between the VOUT pin and the VSS pin (C<sub>L</sub>) and an input capacitor between the VIN pin and the VSS pin (C<sub>IN</sub>), the distance from the capacitors to these pins should be as short as possible.
- Note that generally the output voltage may increase when a series regulator is used at low load current (0.1 mA or less).
- Note that generally the output voltage may increase due to the leakage current from an output transistor when a series regulator is used at high temperature.
- Generally a series regulator may cause oscillation, depending on the selection of external parts. The following conditions are recommended for the S-19518 Series. However, be sure to perform sufficient evaluation under the actual usage conditions for selection, including evaluation of temperature characteristics. Refer to "5. Example of equivalent series resistance vs. Output current characteristics (Ta = −40°C to +125°C)" in "■ Reference Data" for the equivalent series resistance (R<sub>ESR</sub>) of the output capacitor.


Input capacitor ( $C_{IN}$ ): 1.0  $\mu F$  or more Output capacitor ( $C_L$ ): 1.0  $\mu F$  or more


- In a series regulator, generally the values of overshoot and undershoot in the output voltage vary depending on the
  variation factors of power-on, power supply fluctuation and load fluctuation, or output capacitance.
   Determine the conditions of the output capacitor after sufficiently evaluating the temperature characteristics of
  overshoot or undershoot in the output voltage with the actual device.
- The voltage regulator may oscillate when the impedance of the power supply is high and the input capacitance is small or an input capacitor is not connected.
- Overshoot may occur in the output voltage momentarily if the voltage is rapidly raised at power-on or when the
  power supply fluctuates. Sufficiently evaluate the output voltage at that time with the actual device.
- If the VOUT pin is steeply shorted with GND, a negative voltage exceeding the absolute maximum ratings may occur
  to the VOUT pin due to resonance of the wiring inductance and the output capacitance in the application. The
  negative voltage can be limited by inserting a protection diode between the VOUT pin and the VSS pin or inserting a
  series resistor to the output capacitor.
- The application conditions for the input voltage, the output voltage, and the load current should not exceed the power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- In determining the output current, attention should be paid to the output current value specified in **Table 10** in **"■ Electrical Characteristics"** and footnote \*7 of the table.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

# ■ Characteristics (Typical Data)


## 1. Regulator block


1. 1 Output voltage vs. Output current (When load current increases) (Ta = +25°C)







## 1. 2 Output voltage vs. Input voltage (Ta = +25°C)







## 1. 3 Dropout voltage vs. Output current






## 1. 4 Dropout voltage vs. Junction temperature






#### 1. 5 Output voltage vs. Junction temperature






#### 1. 5. 2 V<sub>OUT</sub> = 5.0 V




#### 1. 6 Ripple rejection (Ta = $\pm 25$ °C)

#### 1. 6. 1 V<sub>OUT</sub> = 3.3 V




## 1. 6. 2 $V_{OUT} = 5.0 V$





#### 2. Detector block

#### 2. 1 Detection voltage, Release voltage vs. Junction temperature


#### 2. 1. 1 $-V_{DET} = 2.6 V$ 3.2








## 2. 2 Hysteresis width vs. Junction temperature





#### 2. 2. 2 $-V_{DET} = 4.7 \text{ V}$



28 ABLIC Inc.


#### 2. 3 Reset output current vs. VDS







## 2. 4 Reset output current vs. Output voltage

2. 4. 1 -V<sub>DET</sub> = 2.6 V









## 2. 5 RO pin voltage vs. Output voltage

2. 5. 1  $-V_{DET} = 2.6 V$ 



## 2. 5. 2 $-V_{DET} = 4.7 \text{ V}$




**Remark** I<sub>RO</sub>: Nch transistor output current V<sub>RO</sub>: Nch transistor output voltage


V<sub>DS</sub>: Drain-to-source voltage of Nch transistor

## 2. 6 Release delay time vs. Junction temperature






#### 2. 6. 2 $-V_{DET} = 4.7 \text{ V}$




## 2. 7 Release delay time vs. Release delay time and monitoring time adjustment capacitance

2. 7. 1 -V<sub>DET</sub> = 2.6 V




2. 7. 2  $-V_{DET} = 4.7 \text{ V}$ 




## 2. 8 Reset reaction time vs. Junction temperature

2. 8. 1 -V<sub>DET</sub> = 2.6 V





2. 8. 2  $-V_{DET} = 4.7 V$ 




## 3. Watchdog timer block

## 3. 1 Watchdog activation threshold current, watchdog deactivation threshold current vs. Junction temperature






3. 1. 2 V<sub>OUT</sub> = 5.0 V




#### 3. 2 Watchdog trigger time vs. Junction temperature

3. 2. 1 V<sub>OUT</sub> = 3.3 V




3. 2. 2 V<sub>OUT</sub> = 5.0 V




## 3. 3 Watchdog trigger time vs. Release delay time and monitoring time adjustment capacitance

3. 3. 1 V<sub>OUT</sub> = 3.3 V





3. 3. 2 Vout = 5.0 V



## 4. Overall


#### 4. 1 Current consumption during operation vs. Input voltage






## 4. 2 Current consumption during operation vs. Output current


4. 2. 1 
$$V_{OUT} = 3.3 V, -V_{DET} = 2.6 V$$






## 4. 3 Current consumption during operation vs. Junction temperature

4. 3. 1 V<sub>OUT</sub> = 3.3 V, -V<sub>DET</sub> = 2.6 V





4. 3. 2 V<sub>OUT</sub> = 5.0 V, -V<sub>DET</sub> = 4.7 V





#### ■ Reference Data

## 1. Characteristics of input transient response (Ta = +25°C)













## 2. Characteristics of load transient response (Ta = +25°C)












## 3. Characteristics of EN pin transient response (Ta = +25°C)





## 4. Load dump characteristics (Ta = +25°C)



## 5. Example of equivalent series resistance vs. Output current characteristics (Ta = -40°C to +125°C)





Figure 30




\*1.  $C_L$ : TDK Corporation CGA5L3X8R1H105K (1.0  $\mu F$ )


Figure 31

# **■** Power Dissipation

## TO-252-9S



## **HSOP-8A**



Board	Power Dissipation (P <sub>D</sub> )*1
Α	1.49 W
В	_
С	_
D	_
Е	5.21 W


Board	Power Dissipation (P <sub>D</sub> )*1
Α	1.19 W
В	-
С	_
D	_
E	4.03 W

<sup>\*1.</sup> Measurement values when this IC is mounted on each board

# **TO-252-9S Test Board**

# (1) Board A






Item		Specification		
Size [mm]		114.3 x 76.2 x t1.6		
Material		FR-4		
Number of copper foil layer		2		
	1	Land pattern and wiring for testing: t0.070		
Copper foil layer [mm]	2	-		
Copper foil layer [mm]	3	-		
	4	74.2 x 74.2 x t0.070		
Thermal via		-		

# (2) Board B



Item		Specification		
Size [mm]		114.3 x 76.2 x t1.6		
Material		FR-4		
Number of copper foil layer		4		
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070		
	2	74.2 x 74.2 x t0.035		
	3	74.2 x 74.2 x t0.035		
	4	74.2 x 74.2 x t0.070		
Thermal via		-		

# (3) Board C




Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	74.2 x 74.2 x t0.035	
	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		Number: 4 Diameter: 0.3 mm	




No. TO252-9S-A-Board-SD-1.0

# **TO-252-9S Test Board**


#### (4) Board D





Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
	1	Pattern for heat radiation: 2000mm <sup>2</sup> t0.070	
Copper foil layer [mm]	2	74.2 x 74.2 x t0.035	
Copper foil layer [min]	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	

#### (5) Board E




Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
Copper foil layer [mm]	1	Pattern for heat radiation: 2000mm <sup>2</sup> t0.070	
	2	74.2 x 74.2 x t0.035	
	3	74.2 x 74.2 x t0.035	
4		74.2 x 74.2 x t0.070	
Thermal via		Number: 4 Diameter: 0.3 mm	



No. TO252-9S-A-Board-SD-1.0

# **HSOP-8A** Test Board

### (1) Board A





Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		2	
	1	Land pattern and wiring for testing: t0.070	
Coppor foil layer [mm]	2	-	
Copper foil layer [mm]	3	-	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	

#### (2) Board B



Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	74.2 x 74.2 x t0.035	
	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	

#### (3) Board C



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil I	ayer	4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
4		74.2 x 74.2 x t0.070
Thermal via		Number: 4 Diameter: 0.3 mm




enlarged view

No. HSOP8A-A-Board-SD-1.0

# **HSOP-8A** Test Board

#### (4) Board D





Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
	1	Pattern for heat radiation: 2000mm2 t0.070
Copper foil layer [mm]	2	74.2 x 74.2 x t0.035
Copper foil layer [min]	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

### (5) Board E




Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
	1	Pattern for heat radiation: 2000mm <sup>2</sup> t0.070	
Connor foil layer [mm]	2	74.2 x 74.2 x t0.035	
Copper foil layer [mm]	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		Number: 4 Diameter: 0.3 mm	




enlarged view


No. HSOP8A-A-Board-SD-1.0



## No. VA009-A-P-SD-2.0


TITLE	TO252-9S-A-PKG Dimensions
No.	VA009-A-P-SD-2.0
ANGLE	$\oplus$
UNIT	mm
ABLIC Inc.	






No. VA009-A-C-SD-1.0

TITLE	TO252-9S-A-Carrier Tape
No.	VA009-A-C-SD-1.0
ANGLE	
UNIT	mm
ABLIC Inc.	




### Enlarged drawing in the central part




## No. VA009-A-R-SD-1.1


TITLE	TO252-9S	S-A-Re	eel
No.	VA009-A-	R-SD-	1.1
ANGLE		QTY.	4,000
UNIT	mm		
	ABLIC Inc.		



# No. VA009-A-L-SD-1.0


TITLE	TO252-9S-A -Land Recommendation
No.	VA009-A-L-SD-1.0
ANGLE	
UNIT	mm
	ABLIC Inc.






# No. FH008-A-P-SD-2.0

TITLE	HSOP8A-A-PKG Dimensions
No.	FH008-A-P-SD-2.0
ANGLE	<b>♦</b> €∃
UNIT	mm
ABLIC Inc.	




#### No. FH008-A-C-SD-1.0

TITLE	HSOP8A-A-Carrier Tape	
No.	FH008-A-C-SD-1.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		




## Enlarged drawing in the central part



# No. FH008-A-R-SD-1.1

TITLE	HSOP8A-A-Reel			
No.	FH008-A-R-SD-1.1			
ANGLE		QTY.	4,000	
UNIT	mm			
ABLIC Inc.				



## No. FH008-A-L-SD-1.0

TITLE	HSOP8A-A -Land Recommendation	
No.	FH008-A-L-SD-1.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		

#### **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

