

S-19721 Series

AUTOMOTIVE, 125°C OPERATION, 36 V INPUT, 250 mA VOLTAGE TRACKER WITH REVERSE CURRENT PROTECTION AND ANOMALY NOTIFICATION

www.ablic.com

© ABLIC Inc., 2023-2024 Rev.1.1_00

This IC, developed by using high-withstand voltage CMOS process technology, is a voltage tracker with a reverse current protection and an anomaly notification function, which has high-withstand voltage and low current consumption.

Since the maximum operating voltage is as high as 36 V and the current consumption is as low as 40 µA typ., it contributes to the reduction of standby current. This IC operates stably due to the internal phase compensation circuit so that users are able to use low ESR ceramic capacitor as the output capacitor.

This IC includes an overcurrent protection circuit that prevents the load current from exceeding the current capacity of the output transistor and a thermal shutdown circuit that prevents damage because of overheating. Due to the built-in reverse current protection function that protects the IC from the overvoltage application to the output pins, the reverse current flowing from the VOUT pin to the VIN pin can be controlled as the small value $-5~\mu\text{A}$ min. Therefore, IC protection diode is not needed.

In addition, an anomaly notification function is equipped to notify the activation of protection functions against the anomalies, contributing to safety design.

ABLIC Inc. offers a "thermal simulation service" which supports the thermal design in conditions when our power management ICs are in use by customers. Our thermal simulation service will contribute to reducing the risk in the thermal design at customers' development stage.

ABLIC Inc. also offers FIT rate calculated based on actual customer usage conditions in order to support customer functional safety design.

Contact our sales representatives for details.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product for these purposes, it is imperative to contact our sales representatives.

■ Features

Input voltage: 4.0 V to 36.0 V

Output voltage:

Offset voltage:

±4.5 mV (0.1 mA ≤ l_{OUT} ≤ 250 mA)

Propout voltage:

230 mV typ. (V₁ = 4.0 V l_{OUT} = 125 m

Dropout voltage: 330 mV typ. $(V_{ADJ} = 4.0 \text{ V}, I_{OUT} = 125 \text{ mA})$

Current consumption:

During operation: 40 μA typ.

During power-off: 3.7 μA typ.

Output current: Possible to output 250 mA ($V_{IN} = V_{ADJ} + 2.0 \text{ V}$)*1 Input capacitor: A ceramic capacitor can be used. (4.7 μ F or more) Output capacitor: A ceramic capacitor can be used. (4.7 μ F to 1000 μ F)

Built-in overcurrent protection circuit: Limits overcurrent of output transistor. Built-in thermal shutdown circuit: Detection temperature 175°C typ.

Built-in overvoltage detection circuit: A/B type: Detects an output short-circuit of the higher voltage.

 $Ta = -40^{\circ}C \text{ to } +125^{\circ}C$

Reverse current protection function: $I_{REV} = -5 \mu A \text{ min.}$ (V_{IN} = 0 V, V_{ADJ} = 5.0 V, V_{OUT} = 16.0 V)

Anomaly notification function: INT pin notifies operation anomaly of the IC.

A type: Overvoltage, ground fault, overheat

B type: Overvoltage, overheat C type: Ground fault, overheat

Operation temperature range:

Lead-free (Sn 100%), halogen-free

Withstand 45 V load dump

AEC-Q100 qualified*2

*1. Please make sure that the loss of the IC will not exceed the power dissipation when the output current is large.

*2. Contact our sales representatives for details.


Applications

- Power supply for automotive off-board sensors
- For automotive use (engine, transmission, suspension, ABS, related-devices for EV / HEV / PHEV. etc.)

Packages


- TO-252-9S
- HSOP-8A
- HSNT-8(2030)

■ Application Circuit



■ Block Diagrams

1. S-19721 Series A type




*1. Parasitic diode

Figure 1

Table 1 Anomaly Notification Function

| Overvoltage Monitoring | Ground Fault Monitoring | Overheat Monitoring |
|------------------------|-------------------------|---------------------|
| Available | Available | Available |

2. S-19721 Series B type




*1. Parasitic diode

Figure 2

Table 2 Anomaly Notification Function

| Overvoltag | e Monitoring | Ground Fault Monitoring | Overheat Monitoring |
|------------|--------------|-------------------------|---------------------|
| Ava | ilable | Unavailable | Available |

3. S-19721 Series C type



*1. Parasitic diode

Table 3 Anomaly Notification Function

| I | Overvoltage Monitoring | Ground Fault Monitoring | Overheat Monitoring |
|---|------------------------|-------------------------|---------------------|
| | Unavailable | Available | Available |


Figure 3

■ AEC-Q100 Qualified

This IC supports AEC-Q100 for operation temperature grade 1. Contact our sales representatives for details of AEC-Q100 reliability specification.

■ Product Name Structure

1. Product name



- *1. Refer to the tape drawing.
- *2. Refer to "2. Function list of product types".

2. Function list of product types

Table 4

| Due duet Ture | Anomaly Notification Function | | |
|---------------|-------------------------------|-------------------------|---------------------|
| Product Type | Overvoltage Monitoring | Ground Fault Monitoring | Overheat Monitoring |
| Α | Available | Available | Available |
| В | Available | Unavailable | Available |
| С | Unavailable | Available | Available |

3. Packages

Table 5 Package Drawing Codes

| Package Name | Dimension | Tape | Reel | Land |
|--------------|--------------|--------------|--------------|--------------|
| TO-252-9S | VA009-A-P-SD | VA009-A-C-SD | VA009-A-R-SD | VA009-A-L-SD |
| HSOP-8A | FH008-A-P-SD | FH008-A-C-SD | FH008-A-R-SD | FH008-A-L-SD |
| HSNT-8(2030) | PP008-A-P-SD | PP008-A-C-SD | PP008-A-R-SD | PP008-A-L-SD |

4. Product name list

4. 1 S-19721 Series A type

Table 6

| TO-252-9S | HSOP-8A | HSNT-8(2030) |
|--------------------|--------------------|--------------------|
| S-19721A00A-V9T1U7 | S-19721A00A-E8T1U7 | S-19721A00A-A8T1U7 |

4. 2 S-19721 Series B type

Table 7

| TO-252-9S | HSOP-8A | HSNT-8(2030) |
|--------------------|--------------------|--------------------|
| S-19721B00A-V9T1U7 | S-19721B00A-E8T1U7 | S-19721B00A-A8T1U7 |

4. 3 S-19721 Series C type


Table 8

| TO-252-9S | HSOP-8A | HSNT-8(2030) |
|--------------------|--------------------|--------------------|
| S-19721C00A-V9T1U7 | S-19721C00A-E8T1U7 | S-19721C00A-A8T1U7 |

■ Pin Configurations

1. TO-252-9S

Top view



| Pin No. | Symbol | Description |
|---------|--------|--|
| 1 | VOUT | Output voltage pin |
| 2 | NC*1 | No connection |
| 3 | NC*1 | No connection |
| 4 | ĪNT | Anomaly notification signal output pin |
| 5 | VSS | GND pin |
| 6 | ADJ | Output voltage adjustment pin |
| 7 | EN | Enable pin |
| 8 | NC*1 | No connection |
| 9 | VIN | Input voltage pin |


Table 9

*1. The NC pin is electrically open.

The NC pin can be connected to the VIN pin or the VSS pin.

2. HSOP-8A

Top view



Bottom view




Figure 5

Table 10

| Pin No. | Symbol | Description |
|---------|--------|--|
| 1 | VOUT | Output voltage pin |
| 2 | NC*2 | No connection |
| 3 | VSS | GND pin |
| 4 | ĪNT | Anomaly notification signal output pin |
| 5 | ADJ | Output voltage adjustment pin |
| 6 | VSS | GND pin |
| 7 | EN | Enable pin |
| 8 | VIN | Input voltage pin |

- *1. Connect the heat sink of backside at shadowed area to the board, and set electric potential GND. However, do not use it as the function of electrode.
- ***2.** The NC pin is electrically open.

The NC pin can be connected to the VIN pin or the VSS pin.

3. HSNT-8(2030)

Top view



Bottom view



Table 11

| Pin No. | Symbol | Description |
|---------|--------|--|
| 1 | VOUT | Output voltage pin |
| 2 | NC*2 | No connection |
| 3 | VSS | GND pin |
| 4 | ĪNT | Anomaly notification signal output pin |
| 5 | ADJ | Output voltage adjustment pin |
| 6 | VSS | GND pin |
| 7 | EN | Enable pin |
| 8 | VIN | Input voltage pin |

Figure 6

- ***1.** Connect the heat sink of backside at shadowed area to the board, and set electric potential GND. However, do not use it as the function of electrode.
- ***2.** The NC pin is electrically open. The NC pin can be connected to the VIN pin or the VSS pin.

■ Absolute Maximum Ratings

Table 12

(Ta = $+25^{\circ}$ C unless otherwise specified)

| Item | Symbol | Absolute Maximum Rating | Unit |
|-------------------------------|----------------------|---|------|
| | VIN | $V_{\text{SS}} - 0.3$ to $V_{\text{SS}} + 45.0$ | V |
| Input voltage | V _{ADJ} | $V_{\text{SS}} - 0.3$ to $V_{\text{SS}} + 45.0$ | V |
| | V _{EN} | $V_{\text{SS}} - 0.3$ to $V_{\text{SS}} + 45.0$ | V |
| 0 1 1 11 | Vouт | $V_{\text{SS}} - 0.3$ to $V_{\text{SS}} + 45.0$ | V |
| Output voltage | $V_{\overline{INT}}$ | $V_{\text{SS}}-0.3$ to $V_{\text{SS}}+45.0$ | V |
| Output current | lout | 325 | mA |
| Junction temperature | Tj | -40 to +150 | °C |
| Operation ambient temperature | Topr | -40 to +125 | °C |
| Storage temperature | T _{stg} | -40 to +150 | °C |

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Thermal Resistance Value

Table 13

| Item | Symbol | Condition | | Min. | Тур. | Max. | Unit |
|--|--------|--------------|---------|------|------|------|------|
| | | TO-252-9S | Board A | _ | 88 | _ | °C/W |
| | | | Board B | - | 63 | _ | °C/W |
| | | | Board C | 1 | 37 | 1 | °C/W |
| | | | Board D | ı | 31 | ı | °C/W |
| | | | Board E | ı | 28 | ı | °C/W |
| Junction-to-ambient thermal resistance*1 | | HSOP-8A | Board A | ı | 104 | ı | °C/W |
| | θја | | Board B | 1 | 74 | - | °C/W |
| | | | Board C | - | 39 | 1 | °C/W |
| | | | Board D | 1 | 37 | _ | °C/W |
| | | | Board E | 1 | 31 | 1 | °C/W |
| | | | Board A | 1 | 181 | - | °C/W |
| | | | Board B | 1 | 135 | 1 | °C/W |
| | | HSNT-8(2030) | Board C | | 40 | ı | °C/W |
| | | | Board D | | 42 | | °C/W |
| | | | Board E | _ | 32 | _ | °C/W |

^{*1.} Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Power Dissipation" and "Test Board" for details.

■ Recommended Operation Conditions

Table 14

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---------------------------------------|------------------|-----------|------|------|------------------|------|
| VIN pin voltage | V _{IN} | _ | 4.0 | _ | 36 | V |
| ADJ pin voltage*1 | V _{ADJ} | _ | 2.0 | _ | 8.0 | V |
| EN pin voltage | V _{EN} | _ | 0.0 | _ | V _{ADJ} | V |
| Output current*2 | louт | _ | 0.1 | _ | 250 | mA |
| Input capacitor | Cin | _ | 4.7 | _ | _ | μF |
| | CL | _ | 4.7 | _ | 1000 | μF |
| Output capacitor | ESR | _ | _ | _ | 3 | Ω |
| External pull-up resistor for INT pin | Rīnī | _ | 3 | _ | _ | kΩ |

^{*1.} Please contact our sales representatives when using $V_{ADJ} > 8.0 \text{ V}$.

^{*2.} Due to limitation of the power dissipation, this value may not be satisfied. Attention should be paid to the power dissipation when the output current is large.

■ Electrical Characteristics

Table 15

 $(V_{IN} = 13.5 \text{ V}, T_j = -40^{\circ}\text{C} \text{ to } +150^{\circ}\text{C} \text{ unless otherwise specified})$

| | ı | , | $V_{IN} = 13.5 \text{ V}, I_j = -40^{\circ}\text{C f}$ | 0 1 100 | O dilico | O Othion | V100 0 | |
|--|--------------------------|--|---|----------------------------|----------------------------|----------------------------|--------|-----------------|
| ltem | Symbol | С | Condition | Min. | Тур. | Max. | Unit | Test Circuit |
| Offset voltage*1 | ΔV оυт | $2.0 \text{ V} \le \text{V}_{\text{ADJ}} \le \text{V}_{\text{IN}} - 2.0 \text{ V},$ | $4.0 \text{ V} \le V_{IN} \le 22.0 \text{ V},$ $0.1 \text{ mA} \le I_{OUT} \le 250 \text{ mA}$ | -4.5 | - | +4.5 | mV | 1 |
| Onset voltage | A V 001 | $V_{ADJ} \le 8.0 \text{ V}^{*5}$ | $4.0 \text{ V} \le V_{IN} \le 36.0 \text{ V},$ $0.1 \text{ mA} \le I_{OUT} \le 125 \text{ mA}$ | -4.5 | - | +4.5 | mV | 1 |
| Dropout voltage*2 | V_{drop} | $V_{ADJ} \ge 4.0 \text{ V}, \text{ I}_{OUT}$ | = 125 mA | _ | 330 | 630 | mV | 2 |
| Line regulation*3 | ΔV_{OUT1} | $6.0 \text{ V} \le \text{V}_{\text{IN}} \le 36.0$ $\text{V}_{\text{ADJ}} = 5.0 \text{ V}$ | V, I _{OUT} = 10 mA, | ı | ı | 4.5 | mV | 2 |
| Load regulation*4 | ΔV_{OUT2} | 0.1 mA ≤ I _{OUT} ≤ 25 | 50 mA, V _{ADJ} = 5.0 V | _ | _ | 4.5 | mV | 2 |
| Input voltage | V _{IN} | | _ | 4.0 | _ | 36.0 | V | _ |
| Current consumption during operation | I _{SS1} | $V_{ADJ} = 5.0 \text{ V}, \text{ Iout}$ $I_{SS1} = I_{IN} - I_{OUT}$ | = 0.01 mA, | ı | 40 | 60 | μΑ | 3 |
| Reverse current | I _{REV} | | 5.0 V, V _{OUT} = 16.0 V | -5 | 0 | _ | μΑ | 4 |
| Current consumption during power-off | I _{SS2} | V _{ADJ} = 0 V | | ı | 3.7 | 9.9 | μА | 5 |
| EN pin input voltage "H" | V _{ENH} | Determined by Vout output level | | | ı | ı | > | 6 |
| EN pin input voltage "L" | V _{ENL} | Determined by V _{OUT} output level | | 1 | ı | 0.5 | > | 6 |
| EN pin input current "H" | I _{ENH} | V _{EN} = 5.0 V | | -0.1 | ı | 0.5 | μΑ | 6 |
| EN pin input current "L" | I _{ENL} | V _{EN} = 0 V | | -0.1 | ı | 0.1 | μΑ | 6 |
| ADJ pin input voltage "H" | V _{ADJH} | Determined by Vout output level | | 2.0 | ı | ı | > | 7 |
| ADJ pin input voltage "L" | V _{ADJL} | Determined by Vo∪⊤ output level | | 1 | ı | 0.5 | > | 7 |
| ADJ pin input current "H" | I _{ADJH} | V _{ADJ} = 5.0 V | | -0.1 | ı | 2.0 | μΑ | 7 |
| ADJ pin input current "L" | I _{ADJL} | V _{ADJ} = 0 V | | -0.1 | ı | 0.1 | μΑ | 7 |
| Ripple rejection | RR | $f = 100 \text{ Hz}, \Delta V_{rip} =$ | : 0.5 V _{pp} , I _{OUT} = 5 mA | 1 | 80 | ı | dB | 8 |
| Limit current | I _{LIM} | V_{IN} = 7.0 V, V_{ADJ} = 5.0 V, V_{OUT} = V_{ADJ} × 0.85, Ta = +25°C | | 350 | 500 | 700 | mA | 9 |
| Short-circuit current | I _{short} | V _{IN} = 7.0 V, V _{ADJ} = 5.0 V, V _{OUT} = 0 V, Ta = +25°C | | 350 | 500 | 700 | mA | 9 |
| Ground fault detection current | I _{LIMD} | A/C type, V _{IN} = 7.0 V, V _{ADJ} = 5.0 V, Ta = +25°C | | 250 | ı | I _{LIM} | mA | 10 |
| Thermal shutdown detection temperature | T _{SD} | Junction temperature | | - | 175 | - | °C | - |
| Thermal shutdown release temperature | T _{SR} | Junction temperature | | - | 165 | - | °C | - |
| Overvoltage detection voltage | V _{OVD} | A/B type, V _{IN} = V _{ADJ} + 2.0 V, V _{ADJ} = 5.0 V | | V _{ADJ} + 0.05 | V _{ADJ} + 0.09 | V _{ADJ} + 0.12 | V | - |
| INT pin output voltage "L" | $V_{OL,\overline{INT}}$ | $V_{PU} = 5.0 \text{ V}, R_{\overline{INT}} = 3.0 \text{ k}\Omega$ | | 1 | | 0.4 | V | 11 |
| INT pin leakage current | I _{LEAK,ĪNT} | V _{INT} = 5.0 V | | - | - | 2.0 | μΑ | 12 |
| INT pin "H" output delay time | t _{dH,INT} | $V_{PU} = 5.0 \text{ V, } R_{\overline{INT}}$ | = 3.0 kΩ | _ | 250 | - | μs | |
| | | | | | | | | |

^{*1.} Indicates the difference between output voltage (Vout) and ADJ pin voltage (VADJ).

The accuracy is guaranteed when the input voltage, output current, and temperature satisfy the conditions listed above. $\Delta V_{\text{OUT}} = V_{\text{OUT}} - V_{\text{ADJ}}$

*2. Indicates the difference between input voltage (V_{IN1}) and the output voltage when the output voltage becomes 98% of the output voltage value (V_{OUT3}) after the input voltage (V_{IN}) is decreased gradually.

 $V_{drop} = V_{IN1} - (V_{OUT3} \times 0.98)$

 V_{OUT3} : Output voltage value at V_{IN} = V_{ADJ} + 2.0 V, and I_{OUT} = 125 mA

- *3. Indicates the dependency of the output voltage against the input voltage. The value shows how much the output voltage changes due to a change in the input voltage after fixing output current constant.
- *4. Indicates the dependency of the output voltage against the output current. The value shows how much the output voltage changes due to a change in the output current after fixing input voltage constant.

*5. Please contact our sales representatives when using $V_{ADJ} > 8.0 \text{ V}$.

■ Test Circuits




Figure 7 Test Circuit 1

Figure 8 Test Circuit 2




Figure 9 Test Circuit 3

Figure 10 Test Circuit 4




Figure 11 Test Circuit 5




Figure 12 Test Circuit 6




Figure 13 Test Circuit 7

Figure 14 Test Circuit 8




Figure 15 Test Circuit 9

Figure 16 Test Circuit 10





Figure 17 Test Circuit 11

Figure 18 Test Circuit 12

12

■ Standard Circuit



- *1. C_{IN} is a capacitor for stabilizing the input.
- *2. $R_{\overline{INT}}$ is the external pull-up resistor for the \overline{INT} pin.
- *3. C_L is a capacitor for stabilizing the output.

Figure 19

Caution The above connection diagram and constants will not guarantee successful operation. Perform thorough evaluation using an actual application to set the constants.

■ Condition of Application

Input capacitor (C_{IN}): A ceramic capacitor with capacitance of 4.7 μF or more is recommended. Output capacitor (C_L): A ceramic capacitor with capacitance of 4.7 μF to 1000 μF is recommended.

Caution Generally, in a voltage tracker, an oscillation may occur depending on the selection of the external parts. Perform thorough evaluation including the temperature characteristics with an actual application using the above capacitors to confirm no oscillation occurs.

■ Selection of Input Capacitor (C_{IN}) and Output Capacitor (C_L)

This IC requires C_L between the VOUT pin and the VSS pin for phase compensation. The operation is stabilized by a ceramic capacitor with capacitance of 4.7 μ F to 1000 μ F over the entire temperature range. When using an OS capacitor, a tantalum capacitor or an aluminum electrolytic capacitor, the capacitance also must be 4.7 μ F to 1000 μ F.

However, an oscillation may occur depending on the equivalent series resistance (ESR).

Moreover, this IC requires C_{IN} between the VIN pin and the VSS pin for a stable operation.

Generally, an oscillation may occur when a voltage tracker is used under the condition that the impedance of the power supply is high.

Note that the output voltage transient characteristics varies depending on the capacitance of C_{IN} and C_L and the value of ESR.

Caution Perform thorough evaluation including the temperature characteristics with an actual application to select C_{IN} and C_{L} .

Operation

1. Basic operation

Figure 20 shows the block diagram of this IC to describe the basic operation.

The error amplifier compares the output voltage (Vout) with the ADJ pin voltage (VADJ).

The error amplifier controls the output transistor to keep V_{OUT} equal to V_{ADJ} without being affected by the input voltage (V_{IN}) , that is, the tracking operation is performed.




Figure 20

2. Output transistor

In this IC, a low on-resistance P-channel MOS FET is used between the VIN pin and the VOUT pin as the output transistor. In order to maintain the tracking operation of V_{ADJ} and V_{OUT} , the on-resistance of the output transistor varies appropriately according to the output current (I_{OUT}).

Also, the reverse current prevention transistor is connected in series with the output transistor.

3. ADJ pin, EN pin

The ADJ pin and EN pin control the internal circuit and the output transistor in order to start and stop the tracker. When the ADJ pin or EN pin is set to ON ($V_{ADJ} \ge V_{ADJH}$, $V_{EN} \ge V_{ENH}$), the tracking operation starts and V_{OUT} is adjusted so that it becomes equal to V_{ADJ} .

When the ADJ pin is set to OFF ($V_{ADJ} \le V_{ADJL}$) or the EN pin is set to OFF ($V_{EN} \le V_{ENL}$), the internal circuit stops operating and the output transistor between the VIN pin and the VOUT pin is turned off, reducing current consumption significantly (power-off status).

The ADJ pin or the EN pin is internally pulled down to the VSS pin in the floating status, so the VOUT pin is set to the V_{SS} level.

Table 16

| ADJ Pin | EN Pin | Internal Circuit | Vout | Current Consumption |
|----------|----------|------------------|-----------------|---------------------|
| "H": ON | "H": ON | Operate | $\cong V_{ADJ}$ | Iss ₁ |
| "H": ON | "L": OFF | Stop | Vss*1 | I _{SS2} |
| "L": OFF | "H": ON | Stop | Vss*1 | I _{SS2} |
| "L": OFF | "L": OFF | Stop | Vss*1 | Iss2 |

^{*1.} The VOUT pin is not pulled down internally. The VOUT pin voltage changes to Vss level by the load connected to the VOUT pin.

4. Overcurrent protection circuit

This IC includes an overcurrent protection circuit which having the characteristics shown in "1. Output voltage vs. Output current (When load current increases) (Ta = +25°C)" in "■ Characteristics (Typical Data)", in order to limit an excessive output current and overcurrent of the output transistor due to short-circuiting between the VOUT pin and the VSS pin.

When the load current increases and reaches the limit current (I_{LIM}), the overcurrent protection circuit operates, and the output current is limited based on I_{LIM}. When the output is short-circuited (the VOUT pin is shorted to the VSS pin), the output current is limited to short-circuit current (I_{short}). I_{LIM} and Ishort are internally set at 500 mA typ.

This IC restarts the tracking operation over VOUT and V_{ADJ} when the output transistor is released from the overcurrent status.

Caution This overcurrent protection circuit does not work as for thermal protection. If this IC long keeps short circuiting inside, pay attention to the conditions of input voltage and load current so that, under the usage conditions including short circuit, the loss of the IC will not exceed power dissipation of the package.

5. Thermal shutdown circuit

This IC has a built-in thermal shutdown circuit to limit overheating. When the junction temperature increases to 175°C typ., the thermal shutdown circuit becomes the detection status, and the tracking operation is stopped. When the junction temperature decreases to 165°C typ., the thermal shutdown circuit becomes the release status, and the tracking operation is restarted.

If the thermal shutdown circuit becomes the detection status due to self-heating, the tracking operation is stopped and V_{OUT} decreases. For this reason, the self-heating is limited and the temperature of the IC decreases. The thermal shutdown circuit becomes release status when the temperature of the IC decreases, and the tracking operation is restarted, thus the self-heating is generated again. Repeating this procedure makes the waveform of V_{OUT} into a pulse-like form. This phenomenon continues unless decreasing either or both of V_{IN} and I_{OUT} in order to reduce the internal power consumption, or decreasing the ambient temperature. Note that the product may suffer physical damage such as deterioration if the above phenomenon occurs continuously.

Caution If a large load current flows during the restart process of the tracking operation after the thermal shutdown circuit changes to the release status from the detection status, the thermal shutdown circuit becomes the detection status again due to self-heating, and a problem may happen in the restart of the tracking operation. A large load current, for example, occurs when charging to the C_L whose capacitance is large.

Perform thorough evaluation including the temperature characteristics with an actual application to select C_L .

Table 17

| Thermal Shutdown Circuit | V _{OUT} |
|--------------------------|--------------------|
| Release: 165°C typ.*1 | ≅ V _{ADJ} |
| Detection: 175°C typ.*1 | V _{SS} *2 |

^{*1.} Junction temperature

^{*2.} The VOUT pin is not pulled down internally.

The VOUT pin voltage changes to V_{SS} level by the load connected to the VOUT pin.

6. Overvoltage detection circuit

A/B type of this IC has a built-in overvoltage detection circuit which monitors the output voltage (V_{OUT}). This IC detects the overvoltage when $V_{OUT} \ge V_{OVD}$. When overvoltage is detected, The \overline{INT} pin outputs V_{SS} level.

Table 18

| Overvoltage Detection Voltage (Vovd) | Overvoltage Release Voltage (Vovr) |
|--------------------------------------|------------------------------------|
| V _{ADJ} + 0.09 V typ. | V _{ADJ} + 0.08 V typ. |




Figure 21

7. Anomaly notification Function

Anomaly notification function monitors the IC status and outputs signal from the $\overline{\text{INT}}$ pin of the Nch open-drain output. Pull-up level or V_{SS} level is output to $\overline{\text{INT}}$ pin depending on the IC status as shown in **Table 19**. A delay time of 250 μ s typ. is set for the $\overline{\text{INT}}$ pin pull-up.

The $\overline{\text{INT}}$ pin is pulled-up by an external resistor, but the voltage applied to the pin should not exceed the absolute maximum ratings.

Table 19 INT Pin Output Voltage

| Droduot Typo | Normal Status | Overvoltage Detection Status | Ground Fault Detection Status | Thermal Shutdown Status |
|--------------|---------------|------------------------------|-------------------------------|-------------------------|
| Product Type | Normai Status | (Vout ≥ Vovd) | (Iout ≥ Ilimd) | $(T_j \ge T_{SD})$ |
| Α | Pull-up level | Vss | Vss | Vss |
| В | Pull-up level | Vss | _ | Vss |
| С | Pull-up level | _ | Vss | Vss |

Remark During power-off (V_{ADJ} = "L" or V_{EN} = "L"), INT pin becomes pull-up level.

8. Reverse current protection function

The reverse current protection function compares values of V_{IN} and V_{OUT} , and prevents the current from flowing to the VIN pin from the VOUT pin.

During the reverse current protection mode, the reverse current detection circuit turns off the reverse current protection transistor between the VIN pin and the output transistor and blocks the reverse current from the VOUT pin.

In the case of $V_{OUT} - V_{IN} < V_{REVD}$, this IC is in normal operation mode (refer to **Figure 22**). The reverse current protection mode is detected when $V_{OUT} - V_{IN} \ge V_{REVD}$ (refer to **Figure 23**). In order to insure the stable operation, there is also a hysteresis for detection and release of the reverse current protection mode. Therefore, the reverse current protection mode is released when $V_{OUT} - V_{IN} \le V_{REVR}$.

The reverse current protection function also operates when the ADJ pin or EN pin is set to OFF level.




Figure 22 Normal Operation Mode

Figure 23 Reverse Current Protection Mode




Figure 24

Table 20

| Reverse current protection mode detection voltage (VREVD) | Reverse current protection mode release voltage (V _{REVR}) |
|---|--|
| 0.50 V typ. | 0.33 V typ. |

Precautions


- Generally, when a voltage tracker is used under the condition that the load current value is small (0.1 mA or less), the output voltage may increase due to the leakage current of an output transistor.
- Generally, when a voltage tracker is used under the condition that the temperature is high, the output voltage may increase due to the leakage current of an output transistor.
- Generally, when the ADJ pin and EN pin of a voltage tracker is used under the condition of OFF, the output voltage may increase due to the leakage current of an output transistor.
- Generally, when a voltage tracker is used under the condition that the impedance of the power supply is high, an oscillation may occur. Perform thorough evaluation including the temperature characteristics with an actual application to select C_{IN}.
- Generally, in a voltage tracker, an oscillation may occur depending on the selection of the external parts. The following use conditions are recommended in this IC, however, perform thorough evaluation including the temperature characteristics with an actual application to select C_{IN} and C_L.

Input capacitor (C_{IN}): A ceramic capacitor with capacitance of 4.7 μF or more is recommended. Output capacitor (C_L): A ceramic capacitor with capacitance of 4.7 μF to 1000 μF is recommended.

- Generally, in a voltage tracker, the values of an overshoot and an undershoot in the output voltage vary depending on
 the variation factors of input voltage start-up, input voltage fluctuation and load fluctuation etc., or the capacitance of
 C_{IN} or C_L and the value of the equivalent series resistance (ESR), which may cause a problem to the stable operation.
 Perform thorough evaluation including the temperature characteristics with an actual application to select C_{IN} and C_L.
- Generally, in a voltage tracker, an overshoot may occur in the output voltage momentarily if the input voltage steeply changes when the input voltage is started up or the input voltage fluctuates etc. Perform thorough evaluation including the temperature characteristics with an actual application to confirm no problems happen.
- Generally, in a voltage tracker, if the VOUT pin is steeply shorted with GND, a negative voltage exceeding the absolute
 maximum ratings may occur in the VOUT pin due to resonance phenomenon of the inductance and the capacitance
 including C_L on the application. The resonance phenomenon is expected to be weakened by inserting a series resistor
 into the resonance path, and the negative voltage is expected to be limited by inserting a protection diode between the
 VOUT pin and the VSS pin.
- If the input voltage is started up steeply under the condition that the capacitance of C_L is large, the thermal shutdown circuit may be in the detection status by self-heating due to the charge current to C_L.
- Make sure of the conditions for the input voltage, output voltage and the load current so that the internal loss does not
 exceed the power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- When considering the output current value that this IC is able to output, make sure of the output current value specified
 in Table 14 in "■ Recommended Operation Conditions" and footnote *1 of the table.
- Wiring patterns on the application related to the VIN pin, the VOUT pin and the VSS pin should be designed so that the
 impedance is low. When mounting C_{IN} between the VIN pin and the VSS pin and C_L between the VOUT pin and the
 VSS pin, connect the capacitors as close as possible to the respective destination pins of this IC.
- In the package equipped with heat sink of backside, mount the heat sink firmly. Since the heat radiation differs
 according to the condition of the application, perform thorough evaluation with an actual application to confirm no
 problems happen.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products
 including this IC of patents owned by a third party.


■ Characteristics (Typical Data)

- 1. Output voltage vs. Output current (When load current increases) (Ta = +25°C)
 - 1. 1 V_{ADJ} = 5.0 V




Remark In determining the output current, attention should be paid to the following.

- 1. The output current value and footnote *1 of Table 14 in "■ Recommended Operation Conditions"
- 2. Power dissipation
- 2. Output voltage vs. Input voltage (Ta = +25°C)
 - 2. 1 $V_{ADJ} = 5.0 V$




3. Output voltage vs. ADJ pin input voltage (Ta = +25°C)




4. Dropout voltage vs. Output current

4. 1 $V_{ADJ} = 5.0 V$




5. Dropout voltage vs. Junction temperature

5. 1
$$V_{ADJ} = 5.0 V$$




6. Dropout voltage vs. Set output voltage (Ta = +25°C)




7. Offset voltage vs. Junction temperature

7. 1 V_{ADJ} = 5.0 V




8. Offset voltage vs. Input voltage (Ta = +25°C)

8. 1
$$V_{ADJ} = 5.0 V$$




9. Offset voltage vs. Output current (Ta = +25°C)


9. 1 V_{ADJ} = 5.0 V




10. Current consumption vs. Input voltage

10. 1 $V_{ADJ} = 5.0 \text{ V (during operation)}$






10. 2 $V_{ADJ} = 0.0 \text{ V (Power-off)}$




11. Current consumption vs. Junction temperature

11. 1 $V_{ADJ} = 5.0 V$ (during operation)




11. 2 V_{ADJ} = 0.0 V (Power-off)




12. Current consumption vs. Output current (Ta = +25°C)


12. 1 $V_{ADJ} = 5.0 V$



13. Reverse current vs. VOUT pin voltage


13. 1 $V_{ADJ} = 5.0 V$






14. ADJ pin current vs. ADJ pin voltage


15. EN pin current vs. EN pin voltage






16. Overvoltage detection voltage vs. Junction temperature


16. 1 V_{ADJ} = 5.0 V




17. INT pin output current vs. INT pin voltage



18. INT pin output current vs. Input voltage




19. Ripple rejection (Ta = +25°C)





■ Reference Data

- 1. Characteristics of input transient response (Ta = +25°C)
 - 1. 1 $V_{ADJ} = 5.0 V$




- 2. Characteristics of load transient response (Ta = +25°C)
 - 2. 1 $V_{ADJ} = 5.0 V$






- 3. Transient response characteristics of ADJ pin (Ta = +25°C)
 - 3. 1 V_{ADJ} = 5.0 V




- Transient response characteristics of EN pin (Ta = +25°C)
 - 4. 1 V_{ADJ} = 5.0 V




5. Load dump characteristics (Ta = $+25^{\circ}$ C)

5. 1 $V_{ADJ} = 5.0 V$



Example of equivalent series resistance vs. Output current characteristics (Ta = -40°C to +125°C)



VIN VOUT CIN ADJ S-19721 C_L^{*1} Series INT ΕN R_{ESR} VSS


Figure 25

Figure 26

*1. C_L : TDK Corporation CGA6M1X8L1H475K (4.7 μ F)


■ Power Dissipation

TO-252-9S




| Board | Power Dissipation (P _D) |
|-------|-------------------------------------|
| Α | 1.42 W |
| В | 1.98 W |
| С | 3.38 W |
| D | 4.03 W |
| E | 4.46 W |

HSOP-8A



| Board | Power Dissipation (P _D) |
|-------|-------------------------------------|
| A | 1.20 W |
| В | 1.69 W |
| С | 3.21 W |
| D | 3.38 W |
| F | 4.03 W |

HSNT-8(2030)




| Board | Power Dissipation (P _D) |
|-------|-------------------------------------|
| Α | 0.69 W |
| В | 0.93 W |
| С | 3.13 W |
| D | 2.98 W |
| F | 3.91 W |

26 ABLIC Inc.

TO-252-9S Test Board


(1) Board A






| Item | | Specification | |
|-----------------------------|---|---|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 | |
| Material | | FR-4 | |
| Number of copper foil layer | | 2 | |
| | 1 | Land pattern and wiring for testing: t0.070 | |
| Copper foil layer [mm] | 2 | - | |
| Copper foil layer [min] | 3 | - | |
| | 4 | 74.2 x 74.2 x t0.070 | |
| Thermal via | | - | |

(2) Board B



| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| | 1 | Land pattern and wiring for testing: t0.070 |
| Coppor foil layer [mm] | 2 | 74.2 x 74.2 x t0.035 |
| Copper foil layer [mm] | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(3) Board C




| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 |
| | 2 | 74.2 x 74.2 x t0.035 |
| | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | Number: 4 Diameter: 0.3 mm |




No. TO252-9S-A-Board-SD-1.0

TO-252-9S Test Board


(4) Board D





| Item | | Specification |
|-----------------------------|---|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| | 1 | Pattern for heat radiation: 2000mm ² t0.070 |
| Copper foil layer [mm] | 2 | 74.2 x 74.2 x t0.035 |
| Copper foil layer [min] | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(5) Board E



| Item | | Specification |
|-------------------------|------|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil I | ayer | 4 |
| Copper foil layer [mm] | 1 | Pattern for heat radiation: 2000mm ² t0.070 |
| | 2 | 74.2 x 74.2 x t0.035 |
| | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | Number: 4 Diameter: 0.3 mm |



No. TO252-9S-A-Board-SD-1.0

HSOP-8A Test Board

(1) Board A





| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 2 |
| | 1 | Land pattern and wiring for testing: t0.070 |
| Coppor foil layer [mm] | 2 | - |
| Copper foil layer [mm] | 3 | - |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(2) Board B



| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| | 1 | Land pattern and wiring for testing: t0.070 |
| Coppor foil lover [mm] | 2 | 74.2 x 74.2 x t0.035 |
| Copper foil layer [mm] | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(3) Board C



| Item | | Specification |
|-------------------------|------|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil I | ayer | 4 |
| Conner feil lever [mm] | 1 | Land pattern and wiring for testing: t0.070 |
| | 2 | 74.2 x 74.2 x t0.035 |
| Copper foil layer [mm] | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | Number: 4 Diameter: 0.3 mm |




enlarged view

No. HSOP8A-A-Board-SD-1.0

HSOP-8A Test Board

(4) Board D





| Item | | Specification |
|-----------------------------|---|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| Copper foil layer [mm] | 1 | Pattern for heat radiation: 2000mm2 t0.070 |
| | 2 | 74.2 x 74.2 x t0.035 |
| | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(5) Board E



| Item | | Specification |
|-------------------------|------|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil I | ayer | 4 |
| Copper foil layer [mm] | 1 | Pattern for heat radiation: 2000mm ² t0.070 |
| | 2 | 74.2 x 74.2 x t0.035 |
| | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | Number: 4 Diameter: 0.3 mm |




enlarged view

No. HSOP8A-A-Board-SD-1.0

HSNT-8(2030) Test Board


O IC Mount Area

(1) Board A




| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 2 |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 |
| | 2 | - |
| | 3 | - |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(2) Board B



| Item | | Specification |
|-----------------------------|---|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil layer | | 4 |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 |
| | 2 | 74.2 x 74.2 x t0.035 |
| | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | - |

(3) Board C



| Item | | Specification |
|--------------------------|------|---|
| Size [mm] | | 114.3 x 76.2 x t1.6 |
| Material | | FR-4 |
| Number of copper foil la | ayer | 4 |
| Copper foil layer [mm] | 1 | Land pattern and wiring for testing: t0.070 |
| | 2 | 74.2 x 74.2 x t0.035 |
| | 3 | 74.2 x 74.2 x t0.035 |
| | 4 | 74.2 x 74.2 x t0.070 |
| Thermal via | | Number: 4 Diameter: 0.3 mm |




enlarged view

No. HSNT8-A-Board-SD-2.0

HSNT-8(2030) Test Board

O IC Mount Area

(4) Board D




| Item | | Specification | |
|-----------------------------|---|--|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 | |
| Material | | FR-4 | |
| Number of copper foil layer | | 4 | |
| | 1 | Pattern for heat radiation: 2000mm ² t0.070 | |
| Coppor foil layer [mm] | 2 | 74.2 x 74.2 x t0.035 | |
| Copper foil layer [mm] | 3 | 74.2 x 74.2 x t0.035 | |
| | 4 | 74.2 x 74.2 x t0.070 | |
| Thermal via | | - | |



enlarged view

(5) Board E




| Item | | Specification | |
|-----------------------------|---|--|--|
| Size [mm] | | 114.3 x 76.2 x t1.6 | |
| Material | | FR-4 | |
| Number of copper foil layer | | 4 | |
| Copper foil layer [mm] | 1 | Pattern for heat radiation: 2000mm ² t0.070 | |
| | 2 | 74.2 x 74.2 x t0.035 | |
| | 3 | 74.2 x 74.2 x t0.035 | |
| | 4 | 74.2 x 74.2 x t0.070 | |
| Thermal via | | Number: 4 Diameter: 0.3 mm | |




enlarged view


No. HSNT8-A-Board-SD-2.0



No. VA009-A-P-SD-2.0


| TITLE | TO252-9S-A-PKG Dimensions |
|------------|---------------------------|
| No. | VA009-A-P-SD-2.0 |
| ANGLE | \oplus |
| UNIT | mm |
| | |
| | |
| | |
| ABLIC Inc. | |






No. VA009-A-C-SD-1.0

| TITLE | TO252-9S-A-Carrier Tape |
|------------|-------------------------|
| No. | VA009-A-C-SD-1.0 |
| ANGLE | |
| UNIT | mm |
| | |
| | |
| | |
| ABLIC Inc. | |




Enlarged drawing in the central part




No. VA009-A-R-SD-1.1


| TITLE | TO252-9S-A-Reel | | |
|-------|------------------|------|-------|
| No. | VA009-A-R-SD-1.1 | | |
| ANGLE | | QTY. | 4,000 |
| UNIT | mm | | |
| | | | |
| | | | |
| | | | |
| | ABLIC Inc. | | |



No. VA009-A-L-SD-1.0


| TITLE | TO252-9S-A -Land Recommendation |
|------------|------------------------------------|
| No. | VA009-A-L-SD-1.0 |
| ANGLE | |
| UNIT | mm |
| | |
| | |
| ABLIC Inc. | |






No. FH008-A-P-SD-2.0

| TITLE | HSOP8A-A-PKG Dimensions | |
|------------|-------------------------|--|
| No. | FH008-A-P-SD-2.0 | |
| ANGLE | ♦ €∃ | |
| UNIT | mm | |
| | | |
| | | |
| | | |
| ABLIC Inc. | | |




No. FH008-A-C-SD-1.0

| TITLE | HSOP8A-A-Carrier Tape | |
|------------|-----------------------|--|
| No. | FH008-A-C-SD-1.0 | |
| ANGLE | | |
| UNIT | mm | |
| | | |
| | | |
| | | |
| ABLIC Inc. | | |




Enlarged drawing in the central part




No. FH008-A-R-SD-1.1

| TITLE | HSOP8A-A-Reel | | |
|------------|------------------|------|-------|
| No. | FH008-A-R-SD-1.1 | | |
| ANGLE | | QTY. | 4,000 |
| UNIT | mm | | |
| | | | |
| | | | |
| | | | |
| ABLIC Inc. | | | |



No. FH008-A-L-SD-1.0

| TITLE | HSOP8A-A -Land Recommendation | |
|------------|-------------------------------|--|
| No. | FH008-A-L-SD-1.0 | |
| ANGLE | | |
| UNIT | mm | |
| | | |
| | | |
| ABLIC Inc. | | |







The heat sink of back side has different electric potential depending on the product.Confirm specifications of each product.Do not use it as the function of electrode.

No. PP008-A-P-SD-2.0


| TITLE | HSNT-8-A-PKG Dimensions |
|------------|-------------------------|
| No. | PP008-A-P-SD-2.0 |
| ANGLE | \oplus |
| UNIT | mm |
| | |
| | |
| | |
| ABLIC Inc. | |






No. PP008-A-C-SD-1.0

| TITLE | HSNT-8-A-Carrier Tape |
|------------|-----------------------|
| No. | PP008-A-C-SD-1.0 |
| ANGLE | |
| UNIT | mm |
| | |
| | |
| | |
| ABLIC Inc. | |



No. PP008-A-R-SD-2.0

| TITLE | HSNT-8-A-Reel | | | |
|------------|------------------|------|-------|--|
| No. | PP008-A-R-SD-2.0 | | | |
| ANGLE | | QTY. | 5,000 | |
| UNIT | mm | | | |
| | | | | |
| | | | | |
| | | | | |
| ABLIC Inc. | | | | |



No. PP008-A-L-SD-1.0

| TITLE | HSNT-8-A -Land Recommendation | | |
|------------|-------------------------------|--|--|
| No. | PP008-A-L-SD-1.0 | | |
| ANGLE | | | |
| UNIT | mm | | |
| | | | |
| ABLIC Inc. | | | |

Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
 - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
 - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

