

The S-19101xxxA Series, developed by using CMOS technology, is a voltage detector IC for automotive 125°C operation. The detection voltage is fixed internally with an accuracy of $\pm 3.0\%$ ($-V_{DET} = 2.4\text{ V}$). The release voltage is set to the same value as the detection voltage, since there is no hysteresis width. It operates with current consumption of 270 nA typ. The release signal can be delayed by setting a capacitor externally, and the delay time accuracy at $T_a = +25^\circ\text{C}$ is $\pm 15\%$. The operation temperature range is $T_a = -40^\circ\text{C}$ to $+125^\circ\text{C}$. Two output forms Nch open-drain and CMOS output are available.

Compared with conventional CMOS voltage detectors, the S-19101xxxA Series has super-low current consumption and small packages.

ABLIC Inc. offers FIT rate calculated based on actual customer usage conditions in order to support customer functional safety design.

For more information regarding our FIT rate calculation, contact our sales representatives.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product for these purposes, it is imperative to contact our sales representatives.

■ Features

- Detection voltage: 1.2 V to 4.6 V (0.1 V step)
- Detection voltage accuracy: $\pm 3.0\%$ ($2.4\text{ V} \leq -V_{DET} \leq 4.6\text{ V}$, $T_a = -40^\circ\text{C}$ to $+125^\circ\text{C}$)
 $\pm(2.5\% + 12\text{ mV})$ ($1.2\text{ V} \leq -V_{DET} < 2.4\text{ V}$, $T_a = -40^\circ\text{C}$ to $+125^\circ\text{C}$)
- Current consumption: 270 nA typ. ($1.2\text{ V} \leq -V_{DET} < 2.3\text{ V}$)
- Operation voltage range: 0.6 V to 10.0 V (CMOS output product)
- Delay time accuracy: $\pm 15\%$ ($C_D = 4.7\text{ nF}$, $T_a = +25^\circ\text{C}$)
- Output form: Nch open-drain output (active "L")
CMOS output (active "L")
- Operation temperature range: $T_a = -40^\circ\text{C}$ to $+125^\circ\text{C}$
- Lead-free (Sn 100%), halogen-free
- AEC-Q100 qualified*1

*1. Contact our sales representatives for details.

■ Applications


- For automotive use (engine, transmission, suspension, ABS, related-devices for EV / HEV / PHEV, etc.)

■ Packages

- SOT-23-5
- SC-82AB

■ Block Diagrams


1. Nch open-drain output product



*1. Parasitic diode

Figure 1

2. CMOS output product



*1. Parasitic diode

Figure 2


■ AEC-Q100 Qualified

This IC supports AEC-Q100 for operation temperature grade 1.
 Contact our sales representatives for details of AEC-Q100 reliability specification.

■ Product Name Structure

Users can select the output form, the detection voltage value and the package type for the S-19101xxxA Series. Refer to "1. Product name" regarding the contents of product name, "2. Packages" regarding the package drawings.

1. Product name



*1. Refer to the tape drawing.

2. Packages

Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel
SOT-23-5	MP005-A-P-SD	MP005-A-C-SD	MP005-A-R-SD
SC-82AB	NP004-A-P-SD	NP004-A-C-SD NP004-A-C-S1	NP004-A-R-SD

■ Pin Configurations

1. SOT-23-5




Figure 3

Table 2

Pin No.	Symbol	Description
1	OUT	Voltage detection output pin
2	VDD	Input voltage pin
3	VSS	GND pin
4	NC*1	No connection
5	CD	Connection pin for delay capacitor

*1. The NC pin is electrically open.
 The NC pin can be connected to the VDD pin or the VSS pin.

2. SC-82AB




Figure 4

Table 3

Pin No.	Symbol	Description
1	VSS	GND pin
2	VDD	Input voltage pin
3	CD	Connection pin for delay capacitor
4	OUT	Voltage detection output pin

■ Absolute Maximum Ratings

Table 4

(Ta = -40°C to +125°C unless otherwise specified)

Item	Symbol	Absolute Maximum Rating	Unit
Power supply voltage	$V_{DD} - V_{SS}$	12	V
CD pin input voltage	V_{CD}	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Output voltage	Nch open-drain output product	$V_{SS} - 0.3$ to 12.0	V
	CMOS output product	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Output current	I_{OUT}	50	mA
Operation ambient temperature	T_{opr}	-40 to +125	°C
Storage temperature	T_{stg}	-40 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Thermal Resistance Value

Table 5

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Junction-to-ambient thermal resistance*1	θ_{JA}	SOT-23-5	Board A	-	192	-	°C/W
			Board B	-	160	-	°C/W
			Board C	-	-	-	°C/W
			Board D	-	-	-	°C/W
			Board E	-	-	-	°C/W
		SC-82AB	Board A	-	236	-	°C/W
			Board B	-	204	-	°C/W
			Board C	-	-	-	°C/W
			Board D	-	-	-	°C/W
			Board E	-	-	-	°C/W

*1. Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Power Dissipation" and "Test Board" for details.

■ **Electrical Characteristics**

1. Nch open-drain output product

Table 6

(Ta = -40°C to +125°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Detection voltage*1	-V _{DET}	1.2 V ≤ -V _{DET} < 2.4 V	-V _{DET(S)} × 0.975 - 0.012	-V _{DET(S)}	-V _{DET(S)} × 1.025 + 0.012	V	1	
		2.4 V ≤ -V _{DET} ≤ 4.6 V	-V _{DET(S)} × 0.97	-V _{DET(S)}	-V _{DET(S)} × 1.03	V	1	
Current consumption	I _{SS}	V _{DD} = +V _{DET} + 0.6 V	1.2 V ≤ -V _{DET} < 2.3 V	-	0.27	1.80	μA	2
			2.3 V ≤ -V _{DET} < 3.6 V	-	0.42	2.20	μA	2
			3.6 V ≤ -V _{DET} ≤ 4.6 V	-	0.39	2.20	μA	2
Operation voltage	V _{DD}	-	0.8	-	10.0	V	1	
Output current	I _{OUT}	Output transistor Nch V _{DS} *2 = 0.5 V	V _{DD} = 0.7 V S-19101N12 to 14	0.14	0.40	-	mA	3
			V _{DD} = 1.2 V S-19101N15 to 46	0.68	1.33	-	mA	3
			V _{DD} = 2.4 V S-19101N27 to 46	1.12	2.39	-	mA	3
Leakage current	I _{LEAK}	Output transistor Nch V _{DD} = 10.0 V, V _{OUT} = 10.0 V	-	-	2.40	μA	3	
Delay time	t _D	C _D = 4.7 nF	10.0	26.0	57.0	ms	4	

*1. -V_{DET}: Actual detection voltage value, -V_{DET(S)}: Set detection voltage value (The center value of the detection voltage range.)

*2. V_{DS}: Drain-to-source voltage of the output transistor

2. CMOS output product

Table 7


(Ta = -40°C to +125°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit	
Detection voltage*1	-V _{DET}	1.2 V ≤ -V _{DET} < 2.4 V	-V _{DET(S)} × 0.975 - 0.012	-V _{DET(S)}	-V _{DET(S)} × 1.025 + 0.012	V	1	
		2.4 V ≤ -V _{DET} ≤ 4.6 V	-V _{DET(S)} × 0.97	-V _{DET(S)}	-V _{DET(S)} × 1.03	V	1	
Current consumption	I _{SS}	V _{DD} = +V _{DET} + 0.6 V	1.2 V ≤ -V _{DET} < 2.3 V	-	0.27	1.80	μA	2
			2.3 V ≤ -V _{DET} < 3.6 V	-	0.42	2.20	μA	2
			3.6 V ≤ -V _{DET} ≤ 4.6 V	-	0.39	2.20	μA	2
Operation voltage	V _{DD}	-	0.6	-	10.0	V	1	
Output current	I _{OUT}	Output transistor Nch V _{DS} *2 = 0.5 V	V _{DD} = 0.7 V S-19101C12 to 14	0.14	0.40	-	mA	3
			V _{DD} = 1.2 V S-19101C15 to 46	0.68	1.33	-	mA	3
			V _{DD} = 2.4 V S-19101C27 to 46	1.12	2.39	-	mA	3
		Output transistor Pch V _{DS} *2 = 0.5 V	V _{DD} = 4.8 V S-19101C12 to 39	1.42	2.60	-	mA	5
			V _{DD} = 6.0 V S-19101C40 to 46	1.58	2.86	-	mA	5
Delay time	t _D	C _D = 4.7 nF	10.0	26.0	57.0	ms	4	

*1. -V_{DET}: Actual detection voltage value, -V_{DET(S)}: Set detection voltage value (The center value of the detection voltage range.)

*2. V_{DS}: Drain-to-source voltage of the output transistor

■ Test Circuits



*1. R is unnecessary for CMOS output product.

Figure 5 Test Circuit 1




Figure 6 Test Circuit 2





Figure 7 Test Circuit 3



*1. R is unnecessary for CMOS output product.

Figure 8 Test Circuit 4





Figure 9 Test Circuit 5

■ Timing Charts


1. Nch open-drain output product



Remark The release voltage is set to the same value as the detection voltage, since there is no hysteresis width.

Figure 10

2. CMOS output product




Remark When V_{DD} is the minimum operation voltage or less, the output voltage from the OUT pin is indefinite in the shaded area.
 The release voltage is set to the same value as the detection voltage, since there is no hysteresis width.

Figure 11

■ **Operation**


1. Basic operation: CMOS output (active "L") product

- (1) When the power supply voltage (V_{DD}) is the release voltage ($+V_{DET}$) or higher, the Nch transistor is turned off and the Pch transistor is turned on to output V_{DD} ("H"). Since the Nch transistor N1 in **Figure 12** is turned off, the input voltage to the comparator is $\frac{(R_B + R_C) \cdot V_{DD}}{R_A + R_B + R_C}$.
- (2) When V_{DD} decreases to $-V_{DET}$ (point A in **Figure 13**) or lower, the Nch transistor is turned on and the Pch transistor is turned off, and then V_{SS} ("L") is output.
- (3) The output is unstable if V_{DD} further decreases to the IC's minimum operation voltage or lower, and the output is V_{DD} when the output is pulled up.
- (4) V_{SS} is output when V_{DD} increases to the minimum operation voltage or higher. Although V_{DD} is lower than $+V_{DET}$, the output is V_{SS} .
- (5) When V_{DD} increases to $+V_{DET}$ (point B in **Figure 13**) or higher, the Nch transistor is turned off and the Pch transistor is turned on, and then V_{DD} is output. At this time, V_{DD} is output from the OUT pin after the elapse of the delay time (t_D).



*1. Parasitic diode

Figure 12 Operation 1



Remark The release voltage is set to the same value as the detection voltage, since there is no hysteresis width.

Figure 13 Operation 2

2. Delay circuit

The delay circuit delays the output signal to the OUT pin from the time at which the power supply voltage (V_{DD}) exceeds the release voltage ($+V_{DET}$) when the power supply voltage (V_{DD}) is turned on. The output signal is not delayed when V_{DD} decreases to the detection voltage ($-V_{DET}$) or less (refer to "Figure 13 Operation 2").

The delay time (t_D) is determined by the time constant of the built-in constant current (approx. 100 nA) and the attached delay capacitor (C_D), or the delay time (t_{D0}) when the CD pin is open, and calculated from the following equation. When the C_D value is sufficiently large, the t_{D0} value can be disregarded.

$$t_D [\text{ms}] = \text{Delay coefficient} \times C_D [\text{nF}] + t_{D0} [\text{ms}]$$

Table 8 Delay Coefficient

Operation Temperature	Delay Coefficient		
	Min.	Typ.	Max.
Ta = +125°C	1.96	3.50	5.15
Ta = +105°C	2.58	3.70	5.40
Ta = +25°C	4.70	5.47	6.24
Ta = -40°C	5.64	8.40	12.01

Table 9 Delay Time

Operation Temperature	Delay Time (t_{D0})		
	Min.	Typ.	Max.
Ta = -40°C to +125°C	0.01 ms	0.10 ms	0.80 ms

- Caution 1.** When the CD pin is open, a double pulse shown in Figure 14 may appear at release. To avoid the double pulse, attach 100 pF or more capacitor to the CD pin. Do not apply voltage to the CD pin from the exterior.





Figure 14

- Mounted board layout should be made in such a way that no current flows into or flows from the CD pin since the impedance of the CD pin is high, otherwise correct delay time cannot be provided.
- There is no limit for the capacitance of C_D as long as the leakage current of the capacitor can be ignored against the built-in constant current value. Leakage current causes deviation in delay time. When the leakage current is larger than the built-in constant current, no release takes place.

■ Standard Circuit



- *1. R is unnecessary for CMOS output products.
- *2. The delay capacitor (C_D) should be connected directly to the CD pin and the VSS pin.

Figure 15

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.

■ Explanation of Terms

1. Detection voltage ($-V_{DET}$)

The detection voltage is a voltage at which the output in **Figure 18** turns to "L". The detection voltage varies slightly among products of the same specification. The variation of detection voltage between the specified minimum ($-V_{DET\ min.}$) and the maximum ($-V_{DET\ max.}$) is called the detection voltage range (refer to **Figure 16**).

Example: In the S-19101C20A, the detection voltage is either one in the range of $1.938\ V \leq -V_{DET} \leq 2.062\ V$. This means, at the operation temperature $-40^{\circ}C$ to $+125^{\circ}C$, some S-19101C20A have $-V_{DET} = 1.938\ V$ and some have $-V_{DET} = 2.062\ V$.

2. Release voltage ($+V_{DET}$)

The release voltage is a voltage at which the output in **Figure 18** turns to "H". The release voltage varies slightly among products of the same specification. The variation of release voltages between the specified minimum ($+V_{DET\ min.}$) and the maximum ($+V_{DET\ max.}$) is called the release voltage range (refer to **Figure 17**). The release voltage ($+V_{DET}$) is the same value as the actual detection voltage ($-V_{DET}$) of a product.

Example: In the S-19101C20A, the release voltage is either one in the range of $1.938\ V \leq +V_{DET} \leq 2.062\ V$. This means, at the operation temperature $-40^{\circ}C$ to $+125^{\circ}C$, some S-19101C20A have $+V_{DET} = 1.938\ V$ and some have $+V_{DET} = 2.062\ V$.




Figure 16 Detection Voltage





Figure 17 Release Voltage



*1. R is unnecessary for CMOS output product.

Figure 18 Test Circuit of Detection Voltage and Release Voltage

3. Delay time (t_D)

The delay time in the S-19101xxxA Series is a period from the input voltage to the VDD pin exceeding the release voltage ($+V_{DET}$) until the output from the OUT pin inverts. The delay time changes according to the delay capacitor (C_D).




Figure 19 Delay Time

4. Feed-through current

Feed-through current is a current that flows instantaneously at the time of detection and release of a voltage detector. The feed-through current is large in CMOS output product, small in Nch open-drain output product.

5. Oscillation

In applications where a resistor is connected to the voltage detector input (**Figure 20**), taking a CMOS output (active "L") product for example, the feed-through current which is generated when the output goes from "L" to "H" (release) causes a voltage drop equal to [feed-through current] × [input resistance] across the resistor. When the input voltage drops below the detection voltage ($-V_{DET}$) as a result, the output voltage goes to low level. In this state, the feed-through current stops and its resultant voltage drop disappears, and the output goes from "L" to "H". The feed-through current is then generated again, a voltage drop appears, and repeating the process finally induces oscillation.




Figure 20 Example for Bad Implementation Due to Detection Voltage Change



Caution The release voltage is set to the same value as the detection voltage, since there is no hysteresis width in the S-19101xxxA Series. Therefore, the output goes from "H" to "L" if the power supply voltage (V_{DD}) reaches the detection voltage. The voltage which once became to "L" goes from "L" to "H" again. This repeating process may induce oscillation as well. Perform thorough evaluation using the actual application.

■ Precautions



- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- In CMOS output product, the feed-through current flows at the detection and the release. If the input impedance is high, oscillation may occur due to the voltage drop by the feed-through current during releasing.
- In CMOS output product, oscillation may occur when a pull-down resistor is used, and falling speed of the power supply voltage (V_{DD}) is slow near the detection voltage.
- When designing for mass production using an application circuit described herein, the product deviation and temperature characteristics of the external parts should be taken into consideration. ABLIC Inc. shall not bear any responsibility for patent infringements related to products using the circuits described herein.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

■ **Characteristics (Typical Data)**



1. Detection voltage (V_{DET}) vs. Temperature (T_a)







2. Current consumption (I_{SS}) vs. Input voltage (V_{DD})







3. Current consumption (I_{SS}) vs. Temperature (T_a)



4. Nch transistor output current (I_{OUT}) vs. V_{DS}




5. Pch transistor output current (I_{OUT}) vs. V_{DS}




Remark V_{DS} : Drain-to-source voltage of the output transistor





6. Nch transistor output current (I_{OUT}) vs. Input voltage (V_{DD})



7. Pch transistor output current (I_{OUT}) vs. Input voltage (V_{DD})











8. Minimum operation voltage (V_{OUT}) vs. Input voltage (V_{DD})











Remark V_{DS} : Drain-to-source voltage of the output transistor


9. Dynamic response characteristics vs. Output pin capacitance (C_{OUT}) (CD pin; open)

9.1 -V_{DET} = 1.2 V




9.2 $-V_{DET} = 4.6 V$





- *1. $V_{IH} = 10\text{ V}$
- *2. $V_{IL} = 0.8\text{ V}$
- *3. CMOS output product: V_{DD}
Nch open-drain product: V_{DD1}

Figure 21 Test Condition of Response Time





- *1. R and V_{DD1} are unnecessary for CMOS output product.




Figure 22 Test Circuit of Response Time

- Caution**
1. The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.
 2. When the CD pin is open, a double pulse may appear at release. To avoid the double pulse, attach 100 pF or more capacitor to the CD pin. Response time when detecting (t_{PHL}) is not affected by CD pin capacitance. Besides, response time when releasing (t_{PLH}) can be set the delay time by attaching CD pin. Refer to "10. Delay time (t_D) vs. CD pin capacitance (C_D) (without output pin capacitance) for details.

10. Delay time (t_D) vs. CD pin capacitance (C_D) (without output pin capacitance)




11. Delay time (t_D) vs. Temperature (T_a)



- *1. $V_{IH} = 10\text{ V}$
- *2. $V_{IL} = 0.8\text{ V}$

Figure 23 Test Condition of Delay Time




- *1. R is unnecessary for CMOS output product.

Figure 24 Test Circuit of Delay Time

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constant.


■ Power Dissipation

SOT-23-5



Board	Power Dissipation (P _D)
A	0.52 W
B	0.63 W
C	–
D	–
E	–

SC-82AB



Board	Power Dissipation (P _D)
A	0.42 W
B	0.49 W
C	–
D	–
E	–

SOT-23-3/3S/5/6 Test Board

 IC Mount Area

(1) Board A



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-

(2) Board B





Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

No. SOT23x-A-Board-SD-2.0

SC-82AB Test Board


(1) Board A

 IC Mount Area



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-

(2) Board B



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

No. SC82AB-A-Board-SD-1.0



No. MP005-A-P-SD-1.3

TITLE	SOT235-A-PKG Dimensions
No.	MP005-A-P-SD-1.3
ANGLE	
UNIT	mm
ABLIC Inc.	



Feed direction →

No. MP005-A-C-SD-2.1

TITLE	SOT235-A-Carrier Tape
No.	MP005-A-C-SD-2.1
ANGLE	
UNIT	mm
ABLIC Inc.	






Enlarged drawing in the central part




No. MP005-A-R-SD-1.1

TITLE	SOT235-A-Reel		
No.	MP005-A-R-SD-1.1		
ANGLE		QTY.	3,000
UNIT	mm		
ABLIC Inc.			







No. NP004-A-P-SD-2.0

TITLE	SC82AB-A-PKG Dimensions
No.	NP004-A-P-SD-2.0
ANGLE	
UNIT	mm
ABLIC Inc.	



No. NP004-A-C-SD-3.0

TITLE	SC82AB-A-Carrier Tape
No.	NP004-A-C-SD-3.0
ANGLE	
UNIT	mm
ABLIC Inc.	




→
Feed direction


No. NP004-A-C-S1-2.0

TITLE	SC82AB-A-Carrier Tape
No.	NP004-A-C-S1-2.0
ANGLE	
UNIT	mm

ABLIC Inc.



Enlarged drawing in the central part



No. NP004-A-R-SD-1.1

TITLE	SC82AB-A-Reel		
No.	NP004-A-R-SD-1.1		
ANGLE		QTY.	3,000
UNIT	mm		
ABLIC Inc.			

Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07