

# S-19560B Series

# AUTOMOTIVE, 125°C OPERATION, 16 V INPUT, 3 CHANNEL OUTPUT, COMPACT PMIC FOR CAMERA MODULES

www.ablic.com

© ABLIC Inc., 2025 Rev.1.0\_00

This IC is a power management IC for automotive devices and is composed of a 2 channel step-down switching regulator (step-down DC-DC converter) and a 1 channel voltage regulator (LDO regulator).

It has a high maximum operating voltage of 16 V and maintains a high accuracy of ±2.0% for each output voltage. step-down DC-DC converter operates via PWM control thereby achieving both high efficiency and low ripple voltage. It also has a built-in spread spectrum clock generation circuit capable of reducing conductive noise and emission noise.

Each output has a built-in overcurrent protection circuit to protect the IC and coil from excessive load current and a built-in thermal shutdown circuit to prevent damage from heat generation. The startup sequence for each output is fixed within the IC, so there is no need for control via an external signal, and each output voltage can be automatically and safely supplied by simply providing power.

The use of compact HSNT-8(2030) package allows high-density mounting and contributes to device downsizing.

ABLIC Inc. offers a "thermal simulation service" which supports the thermal design in conditions when our power management ICs are in use by customers.

Our thermal simulation service will contribute to reducing the risk in the thermal design at customers' development stage. ABLIC Inc. also offers FIT rate calculated based on actual customer usage conditions in order to support customer functional safety design.

Contact our sales representatives for details.

Caution This product can be used in vehicle equipment and in-vehicle equipment. Before using the product for these purposes, it is imperative to contact our sales representatives.

#### ■ Features

Step-down DC-DC converter block (Ch1, Ch2)

Output voltage (Ch1):

Output voltage (Ch2):
Output current (Ch1):
Output current (Ch2):

Output current (Ch2):
Oscillation frequency:
3.3 V to 5.0 V
0.9 V to 3.0 V
600 mA
700 mA

• Spread spectrum clock generation function:

 $F_{SSS}$  = +6% typ. (Diffusion rate)

Overcurrent protection function:
 1.2 A typ. (Pulse-by-pulse method)

• Short-circuit protection function: Hiccup control

Phase Shift Function: Shift the oscillation phase of Ch1 are

Ch2 by 180°

LDO regulator block (Ch3)

Output voltage:
 Output current:
 Ripple rejection:
 0.9 V to 3.3 V
 300 mA
 50 dB typ.

 $(V_{OUT3(S)} = 1.8 \text{ V, f} = 100 \text{ kHz})$ 

Overall

• lutput voltage: 4 V to 16 V

Output voltage accuracy (Ch1, Ch2, Ch3):
 Operation temperature range:
 Under voltage lockout function (UVLO):
 3.35 V typ. (detection voltage)

• Thermal shutdown function: 170°C typ.

iowir idriction. 170 C typ.

(detection temperature)

• Lead-free (Sn 100%), halogen-free

• AEC-Q100 in process\*1

# ■ Applications

Shift the oscillation phase of Ch1 and Camera module for automotive


• For automotive use (engine, transmission, suspension, ABS, related-devices for EV / HEV / PHEV, etc.)

#### ■ Package


• HSNT-8(2030) (3.0 mm × 2.0 mm × t0.5 mm max.)

# \*1. Contact our sales representatives for details.

# ■ Application Circuit



# ■ Block Diagram



- \*1. Parasitic diode
- \*2. Discharge Switch


Figure 1

#### ■ AEC-Q100 in Process

Contact our sales representatives for details of AEC-Q100 reliability specification.

#### **■ Product Name Structure**

### 1. Product name



- \*1. Refer to the tape drawing.
- \*2. Includes each setting for VOUT1 pin set output voltage, VOUT2 pin set output voltage, VOUT3 pin set output voltage, spread spectrum, discharge shunt, startup sequence, soft-start time, and interval time.

#### 2. Package

Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land	Stencil Opening
HSNT-8(2030)	PP008-A-P-SD	PP008-A-C-SD	PP008-A-R-SD	PP008-A-L-SD	PP008-A-L-S1

## 3. Output voltage configurable range

Table 2

Output Voltage*1	Configurable Range	Condition
V <sub>OUT1(S)</sub>	3.3 V to 5.0 V	V <sub>OUT1(S)</sub> ≤ V <sub>IN</sub> - 1.0 V
V <sub>OUT2(S)</sub>	0.9 V to 3.0 V	$V_{OUT2(S)} \le V_{OUT1(s)} - 0.7 \text{ V}$
V <sub>OUT3(S)</sub>	0.9 V to 3.3 V	$V_{OUT3(S)} \le V_{OUT1(s)} - 0.3 \text{ V}$

<sup>\*1.</sup>  $V_{\text{OUT1(S)}}$ ,  $V_{\text{OUT2(S)}}$ ,  $V_{\text{OUT3(S)}}$ : Set output voltage

# ■ Pin Configurations

# 1. HSNT-8(2030)

Top view



Bottom view



Figure 2

ı	а	D	le	3	

Pin No.	Symbol	Description
1	VOUT2	Feedback pin for Ch2
2	VOUT1	Feedback pin for Ch1, Power supply pin for Ch2, Power supply pin for Ch3
3	SW2	External inductor connection pin for Ch2
4	VSS*2	GND pin
5	SW1	External inductor connection pin for Ch1
6	VIN	Power supply pin
7	VREG*3	Internal power supply pin
8	VOUT3	Ch3 voltage output pin
9	PVSS*2	GND pin

**<sup>\*1.</sup>** The heat sink of backside at shadowed area is the PVSS pin. Make sure to connect it to the board to set the electric potential GND.

The PVSS pin is a Ch1 (DC-DC converter) GND. Refer to Figure 1.

<sup>\*2.</sup> The PVSS pin and VSS pin should be connected on the board to have the same electrical potential.

<sup>\*3.</sup> The VREG pin cannot supply load current outside.

# ■ Absolute Maximum Ratings

Table 4

(Unless otherwise specified: Ta = +25°C, Vss = PVss = 0 V)

Item	Symbol	Absolute Maximum Ratings	Unit
VIN pin voltage	V <sub>IN</sub>	Vss - 0.3 to Vss + 18	V
VOUT1 pin voltage	V <sub>OUT1</sub>	Vss - 0.3 to Vss + 6.5	V
VOUT2 pin voltage	V <sub>OUT2</sub>	Vss - 0.3 to Vss + 6.5	V
VOUT3 pin voltage	V <sub>OUT3</sub>	$V_{SS}$ - 0.3 to $V_{OUT1}$ + 0.3 $\leq$ $V_{SS}$ + 6.5	V
VREG pin voltage	V <sub>REG</sub>	$V_{SS}$ - 0.3 to $V_{IN}$ + 0.3 $\leq$ $V_{SS}$ + 6.5	V
CM/4 min weltone	V <sub>SW1</sub>	$V_{SS}$ - 2 to $V_{IN}$ + 2 $\leq$ $V_{SS}$ + 18 ( $<$ 20 ns)	V
SW1 pin voltage	VSW1	$V_{SS}$ - 0.3 to $V_{IN}$ + 0.3 $\leq$ $V_{SS}$ + 18	V
SW2 pin voltage	\ <u>\</u>	$V_{SS}$ - 2 to $V_{OUT1}$ + 2 $\leq$ $V_{SS}$ + 6.5 (< 20 ns)	V
3vv2 pii1 voitage	V <sub>SW2</sub>	$V_{SS}$ - 0.3 to $V_{OUT1}$ + 0.3 $\leq$ $V_{SS}$ + 6.5	V
Junction temperature	Tj	<b>-</b> 40 to +150	°C
Operation ambient temperature	T <sub>opr</sub>	<b>-</b> 40 to +125	°C
Storage temperature	T <sub>stg</sub>	<b>-</b> 40 to +150	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

## ■ Thermal Resistance Value

Table 5

Item	Symbol	Conditi	on	Min.	Тур.	Max.	Unit
Junction-to-ambient thermal resistance*1	θЈΑ	A HSNT-8(2030)	Board A	ı	181	-	°C/W
			Board B	ı	135	ı	°C/W
			Board C	-	40	-	°C/W
			Board D	-	42	-	°C/W
			Board E	-	32	-	°C/W

<sup>\*1.</sup> Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Power Dissipation" and "Test Board" for details.

#### **■ Electrical Characteristics**

## Table 6 (1 / 2)

 $(V_{IN} = 6 \text{ V}, T_j = -40^{\circ}\text{C to } +150^{\circ}\text{C unless otherwise specified})$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Ch1 (Step-down DC-DC converter)				. 21		1
Output voltage*1	V <sub>OUT1(E)</sub>	I <sub>OUT1</sub> = 0 mA	V <sub>OUT1(S)</sub> × 0.98	V <sub>OUT1(S)</sub>	V <sub>OUT1(S)</sub> × 1.02	V
Oscillation frequency	fosc <sub>1</sub>	-	1.98	2.20	2.42	MHz
Oscillation frequency modulation rate	Fsss1	-	-	+6	-	%
Maximum duty ratio	MaxDuty1	-	100	-	-	%
High side power MOS FET on-resistance	R <sub>HEFT1</sub>	I <sub>SW1</sub> = 50 mA	-	0.55	1.00	Ω
Low side Power MOS FET on-resistance	R <sub>LEFT1</sub>	I <sub>SW1</sub> = -50 mA	-	0.35	0.60	Ω
Limit current	I <sub>LIM1</sub>	-	0.9	1.2	1.5	Α
Soft-start time*2	t <sub>SS1</sub>	Time until V <sub>OUT1(S)</sub> reaches 90% after it starts rising	t <sub>SS1(S)</sub> × 0.6	t <sub>SS1(S)</sub>	t <sub>SS1(S)</sub> × 1.4	ms
Discharge shunt function	R <sub>DCHG1</sub>	V <sub>IN</sub> = 3.0 V, SW1 = 0.1 V	-	100	200	Ω
Ch2 (Step-down DC-DC converter)						
Output voltage*¹	V <sub>OUT2(E)</sub>	I <sub>OUT2</sub> = 0 mA	V <sub>OUT2(S)</sub> × 0.98	V <sub>OUT2(S)</sub>	V <sub>OUT2(S)</sub> × 1.02	V
Oscillation frequency	fosc2	-	1.98	2.20	2.42	MHz
Oscillation frequency modulation rate	F <sub>SSS2</sub>	-	-	+6	-	%
Maximum duty ratio	MaxDuty2	-	100	-	-	%
High side power MOS FET on-resistance	R <sub>HEFT2</sub>	I <sub>SW2</sub> = 50 mA, V <sub>OUT1</sub> = 4 V	-	0.30	0.50	Ω
Low side Power MOS FET on-resistance	R <sub>LEFT2</sub>	I <sub>SW2</sub> = -50 mA	-	0.25	0.45	Ω
Limit current	I <sub>LIM2</sub>	-	1.0	1.2	1.5	Α
Soft-start time*2	tss2	Time until V <sub>OUT2(S)</sub> reaches 90% after it starts rising	tss2(s) × 0.6	tss2(s)	tss2(s) × 1.45	ms
Discharge shunt function	R <sub>DCHG2</sub>	V <sub>IN</sub> = 3.0 V, SW2 = 0.1 V	-	100	200	Ω
Ch3 (LDO regulator)	•		•	•		
Output voltage*1	Vout3(E)	V <sub>OUT1</sub> = V <sub>OUT1(S)</sub> × 0.95, I <sub>OUT3</sub> = 30 mA	V <sub>OUT3(S)</sub> × 0.98	V <sub>OUT3(S)</sub>	V <sub>OUT3(S)</sub> × 1.02	٧
Output current*3	lоитз	V <sub>OUT1</sub> = V <sub>OUT1(S)</sub>	300*4	-	-	mA
Limit current	I <sub>LIM3</sub>	V <sub>OUT1</sub> = V <sub>OUT1(S)</sub> , V <sub>OUT3</sub> = V <sub>OUT3(S)</sub> × 0.9	-	650	-	mA
Load regulation	ΔVоυтз	$V_{OUT1} = V_{OUT1(S)} \times 0.95$ , 1 mA $\leq I_{OUT3} \leq 200$ mA, Ta = +25°C	-	15	40	mV
		V <sub>OUT1</sub> = 4.0 V, f = 100 kHz, AV <sub>d2</sub> = 0.5 V <sub>D</sub> D lours = 30 mA	-	50	-	dB
Ripple rejection	RR	$V_{OUT1} = 4.0 \text{ V, } f = 1.0 \text{ kHz,}$ $\Delta V_{rip} = 0.5 \text{ Vp-p, lout3} = 30 \text{ mA}$ $V_{OUT3}(s) = 1.8 \text{ V}$	-	66	-	dB
Soft-start time*5	t <sub>SS3</sub>	V <sub>OUT1</sub> = V <sub>OUT1</sub> (s) × 0.95, I <sub>OUT3</sub> = 1 mA, C <sub>OUT3</sub> = 2.2 μF	0.07	0.13	0.19	ms
Discharge shunt function	R <sub>DCHG3</sub>	V <sub>IN</sub> = 3.0 V, V <sub>OUT3</sub> = 0.1 V	-	100	200	Ω

<sup>\*1.</sup> Vout1(S), Vout2(S), Vout3(S): Set output voltage value Vout1(E), Vout2(E), Vout3(E): Actual output voltage value

<sup>\*2.</sup> Refer to Table 8, Figure 3, Figure 4 and Figure 5.

<sup>\*3.</sup> The output current at which the output voltage becomes 95% of V<sub>OUT3(E)</sub> after gradually increasing output current.

<sup>\*4.</sup> Due to limitation of the power dissipation, this value may not be satisfied. Attention should be paid to the power dissipation when the output current is large. This specification is guaranteed by design.

Refer to "12. Thermal design" in "■ Operation ".

<sup>\*5.</sup> The time it takes for V<sub>OUT3</sub> to reach 90% from the set value of 25% during start-up. Refer to **Figure 3**, **Figure 4** and **Figure 5**.

## Table 6 (2 / 2)

( $V_{IN}$  = 6 V,  $T_j$  = -40°C to +150°C unless otherwise specified)

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
Overall							
Operating input voltage	V <sub>IN</sub>		-	4.0	-	16	V
Current consumption during UVLO detection	I <sub>UVLO</sub>	V <sub>IN</sub> = 3 V, During UVLO	) detection	-	45	90	μΑ
VIN pin current consumption swiching off	Iss	V <sub>OUT1</sub> = V <sub>OUT1</sub> (s) × 1.1 V <sub>OUT2</sub> = V <sub>OUT2</sub> (s) × 1.1		-	330	590	μΑ
VOUT1 pin current consumption during swiching off	Ivout1	V <sub>OUT1</sub> = V <sub>OUT1(S)</sub> × 1.1 V <sub>OUT2</sub> = V <sub>OUT2(S)</sub> × 1.1		-	300	450	μΑ
VOUT2 pin current consumption during swiching off	I <sub>VOUT2</sub>	$V_{OUT1} = V_{OUT1(S)} \times 1.1$ $V_{OUT2} = V_{OUT2(S)} \times 1.1$	1.89 V < $V_{OUT2(S)}$ 1.59 V < $V_{OUT2(S)} \le 1.89 V$ $V_{OUT2(S)} \le 1.59 V$		1.2 0.6 0.5	1.8 0.9 0.8	μA
UVLO detection voltage	V <sub>UVLO-</sub>	VREG pin voltage		3.1	3.35	3.6	V
UVLO release voltage	V <sub>UVLO+</sub>	VREG pin voltage		3.2	3.45	3.7	V
Thermal shutdown detection temperature	T <sub>SD</sub>	Junction temperature		-	170	-	°C
Thermal shutdown release temperature	T <sub>SR</sub>	Junction temperature		-	150	-	°C

 $\textbf{Remark} \quad V_{\text{OUT1(S)}}, \, V_{\text{OUT2(S)}}, \, V_{\text{OUT3(S)}} \text{: Set output voltage}$ 

### Operation

## 1. Power supply connection for each channel (Ch)

This IC is a power management IC composed of an 18 V withstand voltage step-down DC-DC converter (Ch1), a 6.5 V withstand voltage step-down DC-DC converter (Ch2), and a single LDO regulator (Ch3).

The VOUT1 pin serves as the feedback pins and the power supply input pins for other Ch\*1.

**\*1.** VOUT1 pin: Ch1 feedback pin and power supply pin for Ch2 and Ch3 VOUT2 pin: Ch2 feedback pin

#### 2. Startup sequence

After  $V_{IN}$  is applied, if the voltage of the VREG pin, which is the internal power supply, rises to equal or above the UVLO release voltage, the IC will enter the enable status, and the startup sequence will begin. Because the VREG pin output current capacity is limited to 30 mA typ., a certain amount of time will be required until  $C_{REG}$  charging is complete after  $V_{IN}$  is applied.

There are three types of startup sequences, with different startup orders for each Ch. Refer to "2. 1 Sequence operation outline".

The soft-start time for Ch1 and Ch2 can also be selected from 3 types of times. This is locked to 1 type when shipped from the factory, so the product will startup in the specified sequence by just supplying power. This feature enables users to avoid time-consuming programming tasks.

Each output pin has a frequency foldback function (VOUT1 pin, VOUT2 pin) and short-circuit protection function (VOUT1 pin, VOUT2 pin, VOUT3 pin) as functions to protect against abnormal drops in output voltage, however all of these functions are disabled during the normal startup sequence. For details, refer to **Figure 3**, **Figure 4** and **Figure 5**.

#### 2. 1 Sequence operation outline

Table 7 Startup sequence

Setting	Startup Order	
SEQ1	$Ch1 \rightarrow Ch2 \rightarrow Ch3$	
SEQ2	Ch1 → Ch2, Ch3	
SEQ3	$Ch1 \rightarrow Ch3 \rightarrow Ch2$	

#### 2. 2 Soft-start time

Each channel of Ch1 to Ch3 has a built-in soft-start circuit. The soft-start time for Ch1 and Ch2 can be selected from 3 types of times. The soft start times for Ch1 and Ch2 will be the same setting and cannot be set to different values for each.

The soft-start time for Ch3 is locked to 130 µs typ. Refer to **Table 8**.

#### 2. 3 Interval time

The time in a startup sequence between the previous Ch soft start completing and the next Ch soft start beginning is called the interval time. Interval time is shown in the timing charts in **Figure 3**, **Figure 4** and **Figure 5**.

t<sub>INT1</sub>: The time until the next Ch soft-start begins after the Ch1 or Ch2 soft-start completes

t<sub>INT2</sub>: The time until the Ch2 starts the soft-start after the Ch3 soft-start completes (This only applies for SEQ3)

Soft-start time and interval time can be set using the combinations shown in Table 8.

Table 8

	Soft-st	art Time	Interva	al Time
No.	Ch1, Ch2*1 [tss1, tss2]	Ch3 [tss3]	t <sub>INT1</sub>	t <sub>INT2</sub> (SEQ3)
1	320 μs typ.	130 µs typ.	290 µs typ.	20 μs typ.
2	640 μs typ.	130 µs typ.	560 μs typ.	20 μs typ.
3	1280 µs typ.	130 µs typ.	1100 μs typ.	20 μs typ.

<sup>\*1.</sup> Ch1 and Ch2 will be set to the same times.

## 3. Termination sequence

This IC enters the standby status by detecting UVLO status. When switching to the standby status, Ch1 and Ch2 switching will stop and V<sub>OUT3</sub> output will stop simultaneously. Refer to "8. Under voltage lockout function (UVLO)" in "■ Operation".

#### 3. 1 Discharge shunt function

A discharge shunt circuit is available for this IC to discharge the output capacitance. Select a product option with the discharge shunt function enabled since the enable/disable shunt function is fixed when shipped from the factory. The discharge shunt circuit is located on each pin of the SW1 pin, SW2 pin, and VOUT3 pin and can discharge the output capacitance. As a result, the V<sub>SS</sub> level will be the electrical potential of the SW1 pin, SW2 pin, VOUT1 pin, VOUT2 pin and VOUT3 pin (The VOUT1 pin and VOUT2 pin are connected to the SW1 pin and SW2 pin via an external inductor).

Discharge shunt function operation conditions

- (1) UVLO detected status
- (2) Overheat protection detected status
- (3) Hiccup protected status

For products that do not have a built-in discharge shunt circuit, the  $V_{SS}$  level is set by the built-in resistance dividers between the VOUT1, VOUT2 and VOUT3 pins and the VSS pin. The resistance divider values are approximately several hundred  $k\Omega$  to several  $M\Omega$ .




Figure 3 Timing Chart SEQ1




Figure 4 Timing Chart SEQ2




Figure 5 Timing Chart SEQ3
ABLIC Inc.

#### 4. Step-down DC-DC converter channels (Ch1, Ch2)

This IC adopts the current mode control. The SW1 pin and SW2 pin duty cycle are determined by comparing the error amplifier output signal to a current feedback signal with slope compensation added to the current which flows to the high side power MOS FET. Due to the configured negative feedback loop, the error amplifier output signal is maintained at a value where the internal reference voltage, the VOUT1 pin voltage, and the feedback voltage from the VOUT2 pin are equal.

#### 4. 1 PWM Control

This IC operates with the pulse width modulation method (PWM) regardless of the extent of load current and allows the switching frequency to stabilize.

#### 4. 2 100% duty cycle operation

The high side power MOS FET allows for 100% duty cycle operation. Even when the input voltage is lowered up to the output voltage setting value, the high side power MOS FET is kept on and current can be supplied to the load. The output voltage at this time is the input voltage from which the voltage drop due to the DC resistance of the inductor and the on-resistance of the high side power MOS FET are subtracted.

#### 4. 3 Spread spectrum clock generation function

This IC has a built-in spread spectrum clock generation circuit to reduce conductive noise and emission noise. The spread spectrum clock generation circuit spreads the operating frequency range across a wide bandwidth during PWM operation to suppress noise peaks for specific frequency ranges. This IC uses the oscillation frequency ( $f_{OSC1}$ ,  $f_{OSC2}$ ) \*1 as a lower limit and turns the frequency to a triangular wave shape using an oscillation frequency modulation rate ( $F_{SSS1}$ ,  $F_{SSS2}$ ) \*2 = +6% typ. range. The modulation period is 320 /  $f_{OSC1}$ ,  $f_{OSC2}$  sec typ.




Figure 6

- \*1. f<sub>OSC1</sub>, f<sub>OSC2</sub>: Ch1 or Ch2 oscillation frequency
- \*2. F<sub>SSS1</sub>, F<sub>SSS2</sub>: Ch1 or Ch2 oscillation frequency modulation rate

#### 4. 4 Overcurrent protection function

The overcurrent protection circuit monitors the current that flows through the high side power MOS FET and limits current to prevent thermal destruction of the IC due to an overload, magnetic saturation in the inductor, etc.

When a current exceeding the limit current (I<sub>LIM1</sub>, I<sub>LIM2</sub>)\*1 flows through the high side power MOS FET, the high side power MOS FET is turned off. When the next switching cycle starts, the high side power MOS FET is turned on. If the current value continues to remain at I<sub>LIM1</sub>, I<sub>LIM2</sub> or higher, the high side power MOS FET is turned off again, repeating this series of operation.

Meanwhile, when the current, which flows through the high side power MOS FET, falls to  $I_{LIM1}$ ,  $I_{LIM2}$  or lower, this IC will return to the normal operation.

When the slope of inductor current is large, I<sub>LIM1</sub>, I<sub>LIM2</sub> may appear to increase due to the delay time of overcurrent protection circuit. This tends to occur when an inductor with low inductance is used or when the voltage difference between input and output is large. When the peak current (I<sub>L\_max</sub>) shown in "4. Inductors (L<sub>1</sub> and L<sub>2</sub>)" in "■ External Parts Selection" reaches I<sub>LIM1</sub>, I<sub>LIM2</sub>, overcurrent will be detected.

\*1. ILIM1, ILIM2: Ch1 or Ch2 Limit current

#### 4. 5 Frequency foldback function

The frequency foldback function maintains the proportional relationship between the ratio of the VOUT1 pin voltage or the VOUT2 pin voltage to the setting value and the oscillation frequency (fosc1, fosc2) when the VOUT1 pin voltage or VOUT2 pin voltage is equal to or less than the 83% typ. of the setting value. If both the VOUT1 pin voltage and VOUT2 pin voltage are equal to or less than 83% typ. of the setting value, there will be a proportional relationship between the pin with the lower ratio to the setting value and the oscillation frequency.

Ch1 and Ch2 share an oscillation circuit, so Ch1 and Ch2 will be the same frequency even during frequency foldback.

Table 9 Examples of Vout1(E), Vout2(E) and fosc

V <sub>OUT1(E)</sub> / V <sub>OUT1(S)</sub>	V <sub>OUT2(E)</sub> / V <sub>OUT2(S)</sub>	f <sub>osc1</sub> , f <sub>osc2</sub>
100%	100%	2.20 MHz typ.
80%	100%	1.76 MHz typ.
50%	70%	1.10 MHz typ.

 $\begin{array}{ll} \textbf{Remark} & V_{\text{OUT1(S)}}, \, V_{\text{OUT2(S)}} \text{: Set output voltage} \\ & V_{\text{OUT1(E)}}, \, V_{\text{OUT2(E)}} \text{: Actual output voltage} \end{array}$ 

This IC's frequency foldback function is set to disabled during the normal startup sequence. Refer to **Figure 3**, **Figure 4** and **Figure 5**.

#### 5. LDO regulator channel (Ch3)

#### 5. 1 Overview

The Ch3 power supply is provided by the VOUT1 pin.

For the maximum output current of the VOUT3 pin (Ch3), refer to "6. Allowable load current for each output" in "Departion".

#### 5. 2 Overcurrent protection circuit

This IC's Ch3 has a built-in overcurrent protection circuit to limit the overcurrent of the output transistor. If the VOUT3 pin enters the overcurrent status, the load current will be limited to a constant value in order to protect the output transistor. As a result, the VOUT3 pin voltage will drop. The output current is limited to a constant value due to the overcurrent protection circuit activation.

Output current limit (I<sub>LIM3</sub>) = 650 mA typ.

This IC restarts regulating when the output transistor is released from the overcurrent status.

If the overcurrent status continues and the VOUT3 pin voltage drops to 65% typ. of the setting value, the short-circuit protection circuit will detect short-circuit status.

Refer to "7. Short-circuit protection function" in "■ Operation" for short-circuit prevention circuit operation.

Caution This overcurrent protection circuit does not work as for thermal protection. For example, if the VOUT3 pin voltage does not drop to the value at which the short-circuit protection functions when the overcurrent protection circuit functions, significant heat loss will occur on this IC, so exercise caution.

#### 6. Allowable load current for each output

The maximum output current for each Ch is as follow.

I<sub>OUT1</sub> (Ch1): 600 mA I<sub>OUT2</sub> (Ch2): 700 mA I<sub>OUT3</sub> (Ch3): 300 mA

Note that the I<sub>OUT1</sub> is also added to later stage Ch output current. The following shows how each channel's load currents (I<sub>LOAD1</sub>, I<sub>LOAD2</sub>, I<sub>LOAD3</sub>) are assigned. Set the load current (I<sub>LOAD1</sub>, I<sub>LOAD2</sub>, I<sub>LOAD3</sub>) so that the output current (I<sub>OUT1</sub>, I<sub>OUT2</sub>, I<sub>OUT3</sub>) does not exceed the maximum output current.

The Ch3 power supply pin is connected to the VOUT1 pin.


$$I_{OUT3} = I_{LOAD3}$$
  
 $I_{OUT2} = I_{LOAD2}$ 

$$I_{IN1} = \frac{V_{OUT2}}{V_{OUT1}} \times I_{LOAD2} \times \frac{1}{\eta_2} + I_{LOAD3}$$

$$I_{OUT1} = I_{IN1} + I_{LOAD1}$$

$$= \frac{V_{OUT2}}{V_{OUT1}} \times I_{LOAD2} \times \frac{1}{n_2} + I_{LOAD1} + I_{LOAD3}$$

Remark  $\eta_2$ : Ch2 conversion efficiency. For the Ch2 conversion efficiency, refer to "4  $V_{OUT2}$  = 1.1 V" through "6.  $V_{OUT2}$  = 3.0 V" in " $\blacksquare$  Reference Data ".



#### 7. Short-circuit protection function

#### 7. 1 Short-circuit detection operation

This IC has a built-in short-circuit protection function for hiccup control. The hiccup control is a method for periodically carrying out automatic recovery when the IC detects overcurrent and stops the switching operation. If a specific amount of time elapses after a short-circuit is detected at any one of the VOUT1, VOUT2, or VOUT3, the hiccup control will trigger, and all output will stop.

#### 7. 1. 1 Ch1, Ch2

- <1> Overcurrent detection
- <2> After detection of the VOUT1 pin voltage, VOUT2 pin voltage (VouT1, VouT2) < VouT1(E), VouT2(E) × 0.83 V typ., frequency foldback function becomes valid.
- <3> Detection of Vout1, Vout2 < Vout1(E), Vout2(E) × 0.35 V typ.
- <4> 0.3 ms elapse
- <5> Switching operation stop





Figure 8

#### 7. 1. 2 Ch3

- <1> Overcurrent detection
- <2> Detection of V<sub>OUT3</sub> < V<sub>OUT3(E)</sub> × 0.65 V typ.
- <3> 0.3 ms elapse
- <4> Output stop



#### 7. 2 Short-circuit detection voltage

The conditions for switching to short-circuit detection function operation are as follows.

- Ch1, Ch2: VOUT1 pin voltage = V<sub>OUT1(S)</sub> × 0.35, VOUT2 pin voltage = V<sub>OUT2(S)</sub> × 0.35
- Ch3: VOUT3 pin voltage = V<sub>OUT3(S)</sub> × 0.65

A short-circuit will be detected if any of the VOUT pin voltages drop to the voltages listed above. If the VOUT1 pin, which is the power supply for Ch3, is short-circuited, the VOUT3 pin voltage will also drop. As a result, Ch3 may detect a short-circuit on the VOUT1 pin, depending on the voltage settings.

#### 7. 3 Automatic recovery operation

Once the output stop time of 21 ms typ. has elapsed, automatic recovery will be attempted based on the startup sequence. If a short-circuit is detected again during this automatic recovery attempt, all output will again be stopped. The short-circuit detection function is disabled for a set amount of time during the startup sequence; however startup will begin with the frequency foldback function in the enable status. Refer to "2. Startup sequence" and "7. 4 Short-circuit detection, recovery sequence" in "

Operation".

### 7. 4 Short-circuit detection, recovery sequence

#### 7. 4. 1 SEQ1: VouT1 short-circuit




Figure 10  $V_{OUT1}$  Enters Overload Status  $\rightarrow$  Overload Status Continues




Figure 11  $V_{OUT1}$  Enters Overload Status  $\rightarrow$  Overload Status Is Released

#### 7. 4. 2 SEQ1: Vout2 short-circuit




Figure 12 V<sub>OUT2</sub> Enters Overload Status → Overload Status Continues




Figure 13  $V_{OUT2}$  Enters Overload Status ightarrow Overload Status Is Released

# 7. 4. 3 SEQ1: V<sub>OUT3</sub> short-circuit




Figure 14  $V_{OUT3}$  Enters Overload Status ightarrow Overload Status Continues




Figure 15  $V_{OUT3}$  Enters Overload Status  $\rightarrow$  Overload Status Is Released

#### 7. 4. 4 SEQ3: Vout1 short-circuit




Figure 16 V<sub>OUT1</sub> Enters Overload Status → Overload Status Continues




Figure 17  $V_{OUT1}$  Eenters Overload Status  $\rightarrow$  Overload Status Is Released

#### 7. 4. 5 SEQ3: Vout2 short-circuit




Figure 18  $V_{OUT2}$  Enters Overload Status  $\rightarrow$  Overload Status Continues




Figure 19  $V_{\text{OUT2}}$  Enters Overload Status ightarrow Overload Status Is Released

#### 7. 4. 6 SEQ3: Vout3 short-circuit




Figure 20  $V_{OUT3}$  Enters Overload Status  $\rightarrow$  Overload Status Continues




Figure 21  $V_{OUT3}$  Enters Overload Status  $\rightarrow$  Overload Status Is Released

### 8. Under voltage lockout function (UVLO)

This IC has a built-in UVLO circuit to prevent the IC from malfunctioning due to a transient status at power-on or a momentary drop in the supply voltage. When UVLO status is detected, the high side and low side power MOS FETs of the SW1 pin and SW2 pin and the Pch power MOS FET of the VOUT3 pin are turned off. In products with a discharge shunt function, the SW1 pin, SW2 pin, and VOUT3 pin will be pulled-down to V<sub>SS</sub>. In addition, the soft start function will also be reset if UVLO status is detected. The startup sequence will start once the UVLO status is released. The IC will enter low current consumption status in the UVLO detection status. Also, there is a hysteresis width for avoiding malfunctions due to generation of noise etc. in the input voltage.

#### 9. Thermal shutdown function

This IC has a built-in thermal shutdown circuit to limit overheating. If the junction temperature increases to 170°C typ., the thermal shutdown circuit will enter the detections status, and both switching operation and VOUT3 pin output will stop.

Once the junction temperature drops to 150°C typ., the thermal shutdown circuit will enter the release status, and switching operation and VOUT3 pin output will restart based on the startup sequence. If the thermal shutdown circuit enters the detection status due to self-heating, each output voltage (Vout, Vout, and Vout) will drop due to the stopping of switching operation and VOUT3 pin output. For this reason, the self-heating is limited and the temperature of the IC decreases. The thermal shutdown circuit will enter release status when the temperature of the IC decreases, the switching operation and VOUT3 pin output are restarted, and the self-heating is generated again. Repeating this procedure makes the waveform of Vout, Vout, and Vout into a pulse-like form. Note that the product may suffer physical damage such as deterioration if the above phenomenon occurs continuously. Switching operation and VOUT3 pin output stopping and restarting can be stopped by either lowering the output current (Iout, Iout and Iout) to reduce internal power consumption or decreasing the ambient temperature.

Table 10

Thermal Shutdown Circuit	Vout1, Vout2, Vout3
Release: 150°C typ.*1	Constant value*2
Detection: 170°C typ.*1	Pulled down to V <sub>SS</sub> *3

- \*1. Junction temperature
- \*2. A constant value is output due to regulating operation based on the internal resistance.
- \*3. Products with a discharge shunt function: The discharge shunt function pulls-down the SW1 pin, SW2 pin, and VOUT3 pin to Vss.

Products without a discharge shunt function: The internal resistance and loads of the VOUT1 pin, VOUT2 pin, and VOUT3 pin will pull-down the VOUT1 pin, VOUT2 pin, and VOUT3

pin to Vss.

Caution If the heat dissipation of the application is not good, self-heating cannot be restricted immediately, and the IC may be destroyed. The actual application should be evaluated carefully to verify that there is no problem.

# 10. List of protection functions

Table 11

Channel	Item	Detection Level	Protection Operation Details	Release Conditions for Protection Operation
Overall	Under voltage lockout function	V <sub>REG</sub> ≤ 3.35 V typ.	Output of all channels stops. Hiccup protection is reset. Discharge shunt function is enabled.	V <sub>REG</sub> ≥ 3.45 V typ.
	Thermal shutdown function	T <sub>j</sub> ≥ 170°C typ.	Output of all channels stops. Hiccup protection is reset. Discharge shunt function is enabled.	T <sub>j</sub> ≤ 150°C typ.
	Limit current	I <sub>L1_max</sub> = 1.2 A typ.	High side power MOS FET is turned OFF.	I <sub>L1_max</sub> < 1.2 A typ.
Ch1	Frequency foldback function	V <sub>OUT1</sub> ≤ V <sub>OUT1(S)</sub> × 0.83 typ.	The VOUT1 pin voltage (V <sub>OUT1</sub> ) and the oscillation frequency are in a proportional relationship.*1	$V_{OUT1} > V_{OUT1(S)} \times 0.83 \text{ typ.}$
	Over current protection (Hiccup)	V <sub>OUT1</sub> ≤ V <sub>OUT1(S)</sub> × 0.35 typ.	After 0.3 ms typ. continues. Output of all channels stops. Discharge shunt function is enabled.	Automatic recovery after 21 ms typ. elapses. Startup sequence begins.
	Limit current	I <sub>L2_max</sub> = 1.2 A typ.	High side power MOS FET is turned OFF.	I <sub>L2_max</sub> < 1.2 A typ.
	Frequency foldback function	V <sub>OUT2</sub> ≤ V <sub>OUT2(S)</sub> × 0.83 typ.	The VOUT2 pin voltage (V <sub>OUT2</sub> ) and the oscillation frequency are in a proportional relationship.*1	$V_{OUT2} > V_{OUT2(S)} \times 0.83 \text{ typ.}$
	Over current protection (Hiccup)	V <sub>OUT2</sub> ≤ V <sub>OUT2(S)</sub> × 0.35 typ	After 0.3 ms typ. continues. Output of all channels stops. Discharge shunt function is enabled.	Automatic recovery after 21 ms typ. elapses. Startup sequence begins.
Ch3	Limit current	I <sub>ОUТ3</sub> = 0 .6 A typ.	Output current is limited to 0.6 A typ.	I <sub>OUT3</sub> < 0.6 A typ.
	Over current protection (Hiccup)	Vоитз ≤ Vоитз(s) × 0.65 typ.	After 0.3 ms typ. continues. Output of all channels stops. Discharge shunt function is enabled.	Automatic recovery after 21 ms typ. elapses. Startup sequence begins.

<sup>\*1.</sup> Refer to "4.5 Frequency foldback function " in "■ Operation".

#### 11. Internal power supply (VREG)

The major circuits inside the IC operate using VREG pin voltage ( $V_{REG}$ ) as a power supply. To stabilize this internal power supply, a ceramic capacitor with 1  $\mu$ F needs to be connected between the VREG pin and the VSS pin. The mounting position of the internal power supply stabilizing capacitor ( $C_{REG}$ ) is extremely important for stable IC operation. It is recommended that this capacitor be installed as close to the IC as possible. Additionally, note that any external parts other than  $C_{REG}$  or any load must not connect to the VREG pin.

#### 12. Thermal design

The power consumption of this IC must be limited to prevent the junction temperature  $(T_j)$  from exceeding 150°C. The junction temperature rated value  $(T_{jmax})$  and power dissipation  $(P_D)$  can be estimated using the following relational equation.

$$P_D = (T_{jmax} - Ta) / \theta_{JA}$$

Ta: Ambient temperature  $\theta_{JA}$ : Thermal resistance

Thermal resistance ( $\theta_{JA}$ ) varies greatly depending on the pattern and structure of the printed circuit board. Refer to **Table 5**.

The power consumption which occurs in Figure 22 can be calculated as follows.

 $\begin{array}{ll} V_{\text{IN}} : & & \text{Input voltage} \\ I_{\text{IN}} : & & \text{Input current} \end{array}$ 

Vout1, Vout 2, Vout3: Output voltage for each Load1, ILOAD 3, ILOAD 3: Load current for each




Figure 22

# **■ Typical Circuits**




Figure 23

Caution The above connection diagram will not guarantee successful operation. Perform thorough evaluation using the actual application to set the constants.

#### **■ External Parts Selection**

The recommended values for each external part are shown in **Table 12**, and the recommended parts are shown in **Table 13** to **Table 17**. When selecting an input capacitor  $(C_{IN})$ , output capacitors  $(C_{OUT1}, C_{OUT2}, C_{OUT3})$ , and internal power supply stabilized capacitor  $(C_{REG})$ , take into consideration the temperature range and DC bias characteristics of the capacitor to be used.

Table 12

Cin	Соит1	C <sub>OUT2</sub>	Соитз	C <sub>REG</sub>	L <sub>1</sub>	L <sub>2</sub>
4.7 µF	10 μF	10 μF	2.2 µF	1 μF	3.3 µH	3.3 µH

Table 13 Recommended Capacitors (CIN) List

Manufacturer	Part Number	Capacitance	Withstanding Voltage	Dimensions (L × W × H)
TDK Corporation	CGA4J1X7R1E475K125AC	4.7 µF	25 V	2.0 mm × 1.25 mm × 1.25 mm
Murata Manufacturing Co., Ltd.	GCM21BC71E475KE36	4.7 μF	25 V	2.0 mm × 1.25 mm × 1.25 mm

Table 14 Recommended Capacitors (C<sub>OUT1</sub> and C<sub>OUT2</sub>) List

Manufacturer	Part Number	Capacitance	Withstanding Voltage	Dimensions (L × W × H)
TDK Corporation	CGA4J3X7S1A106K125AB	10 μF	10 V	2.0 mm × 1.25 mm × 1.25 mm
Murata Manufacturing Co., Ltd.	GCM188D70J106ME36	10 μF	6.3 V	1.6 mm × 0.8 mm × 0.8 mm

Table 15 Recommended Capacitors (Couts) List

100107 = 100107						
Manufacturer	Part Number	Capacitance	Withstanding Voltage	Dimensions (L × W × H)		
TDK Corporation	CGA3E1X7R0J225K080AC	2.2 µF	6.3 V	1.6 mm × 0.8 mm × 0.8 mm		
Murata Manufacturing Co., Ltd.	GCM188R70J225KE22	2.2 µF	6.3 V	1.6 mm × 0.8 mm × 0.8 mm		

Table 16 Recommended Capacitors (CREG) List

Manufacturer	Part Number	Capacitance	Withstanding Voltage	Dimensions (L × W × H)
TDK Corporation	CGA3E1X7R1C105K080AC	1 μF	16 V	1.6 mm × 0.8 mm × 0.8 mm
Murata Manufacturing Co., Ltd.	GCM155C71A105KE38	1 μF	10 V	1.0 mm × 0.5 mm × 0.5 mm

Table 17 Recommended inductors (L<sub>1</sub> and L<sub>2</sub>) List

Manufacturer	Part Number	Inductance	Withstanding Voltage	Dimensions (L × W × H)
TDK Corporation	TFM252012ALVA3R3MTAA	3.3 µH	40 V	2.5 mm × 2.0 mm × 1.0 mm
Murata Manufacturing Co., Ltd.	DFE252012PD-3R3M	3.3 µH	20 V	2.5 mm × 2.0 mm × 1.2 mm

#### 1. Input Capacitor (C<sub>IN</sub>)

The  $C_{IN}$  is used to maintain stable IC operation. It has an effect to suppress the ripple voltage and switching noise to be generated in the power supply line. Ceramic capacitor with 4.7  $\mu$ F or higher is recommended.

### 2. Output capacitor (C<sub>OUT1</sub> and C<sub>OUT2</sub>)

 $C_{OUT1}$  and  $C_{OUT2}$  are used to smooth output voltage. In general, the ripple voltage ( $\Delta V_{OUT}$ ) which occurs on output  $V_{OUT}$  is inversely proportional to the output capacitor  $C_{OUT}$ . When selecting a capacitor whose ESR is sufficiently small,  $\Delta V_{OUT}$  during current continuous mode is calculated by the following expression.

$$\Delta V_{\text{OUT}} = \frac{\Delta I_{L}}{8 \times f_{\text{OSC}} \times C_{\text{OUT}}}$$

In addition, because  $C_{OUT1}$  and  $C_{OUT2}$  contribute to the stability of the feedback loop, a ceramic capacitor with capacitance of 10  $\mu$ F to 22  $\mu$ F is recommended. If a capacitor with a capacitance exceeded 22  $\mu$ F is to be used, make sure to perform thorough evaluation in advance.

#### 3. Output capacitor (Cout3)

This IC requires  $C_{OUT3}$  between the VOUT3 pin and the VSS pin for phase compensation. The operation is stabilized by a ceramic capacitor with capacitance of 2.2  $\mu$ F or more.

#### 4. Inductors (L<sub>1</sub> and L<sub>2</sub>)

To suppress the intrinsic subharmonic oscillation in current mode control, the optimal L value needs to be selected. Take the IC internal slope compensation into account and use a 3.3 µH inductor.

When selecting L, note the allowable current. If a current exceeding the allowable current flows through the inductor, magnetic saturation may occur, and there may be risks which substantially lower efficiency and damage the IC as a result of large current.

A current consisting of the ripple current ( $\Delta I_{L1}$ ,  $\Delta I_{L2}$ ) overlaid on the output current ( $I_{OUT1}$ ,  $I_{OUT2}$ ) will flow through the inductor. The  $\Delta I_L$  and peak current ( $I_{L_max}$ ) which will flow to the inductor during continuous current mode can each be calculated using the following formulas. Make sure  $I_{L_max}$  will not exceed the allowable current of inductor.

#### 4.1 Ch1

$$\Delta I_{L1} = \frac{V_{OUT1} \times (V_{IN} - V_{OUT1})}{f_{OSC} \times L_1 \times V_{IN}}$$

$$I_{L1\_max} = I_{OUT1} + \frac{\Delta I_{L1}}{2}$$

#### 4. 2 Ch2

$$\Delta I_{L2} = \frac{V_{OUT2} \times (V_{OUT1} - V_{OUT2})}{f_{OSC} \times L_2 \times V_{OUT1}}$$

$$I_{L2\_max} = I_{OUT2} + \frac{\Delta I_{L2}}{2}$$

In order to maintain the allowable current of inductor even in cases  $V_{OUT}$  shorts to  $V_{SS}$  or other fault conditions occur, an inductor with 1.5 A or higher, the maximum value of  $I_{LIM}$ , needs to be selected.

# 5. Internal power supply stabilized capacitor (C<sub>REG</sub>)

 $C_{REG}$  is used to stabilize the operation of IC's internal power supply ( $V_{REG}$  = 4.5 V typ.). A ceramic capacitor with 1  $\mu$ F is recommended.

Caution Generally, in a DC-DC converter or LDO regulator, oscillation may occur depending on the selection of the external parts. Perform thorough evaluations including the temperature characteristics with actual applications to confirm no oscillation occurs.

# ■ Board Layout Guidelines

Note the following cautions when determining the board layout for this IC.

- Place C<sub>IN</sub> as close to the VIN pin and the VSS pin as possible. Prioritize the layout of C<sub>IN</sub>.
- Place C<sub>REG</sub> as close to the VREG pin and the VSS pin as possible.
- Mount C<sub>IN</sub> and C<sub>REG</sub> on the same surface layer as the IC. If they are connected through thermal vias, the impedance of the thermal vias may influence the operation, resulting in unstable condition.
- Make the GND pattern as wide as possible.
- Place thermal vias in the GND pattern to ensure sufficient heat dissipation.
- Large current will flow to the SW1 pin and SW2 pin. Make the wiring area of the pattern to be connected to the SW1 pin and SW2 pin small to minimize parasitic capacitance and emission noise.
- Keep the SW1 pin → L<sub>1</sub> → C<sub>OUT1</sub> → VSS pin, SW2 pin → L<sub>2</sub> → C<sub>OUT2</sub> → VSS pin loop wiring short. This is an effective
  way to reduce emission noise.
- Do not wire the SW1 pin or SW2 pin pattern under the IC.




Figure 24 Reference Board Pattern

Caution The above pattern diagram does not guarantee successful operation. Perform thorough evaluation using the actual application to determine the pattern.


#### ■ Precautions

- Mount external capacitors and inductors as close as possible to the IC, and make single GND.
- Characteristic ripple voltage and spike noise occur in the IC containing DC-DC converters. Moreover rush current
  flows at the time of a power supply injection. Because these largely depend on the inductor, the capacitor and
  impedance of power supply to be used, fully check them using an actually mounted model.
- The 4.7 µF capacitor connected between the VIN pin and the VSS pin is a bypass capacitor. It stabilizes the power supply in the IC, and thus effectively works for stable switching regulator operation. Allocate the bypass capacitor as close to the IC as possible, prioritized over other parts.
- Do not apply to this IC an electrostatic discharge that exceeds the performance ratings of the built-in electrostatic
  protection circuit.
- The power dissipation of the IC greatly varies depending on the size and material of the board to be connected. Perform sufficient evaluation using an actual application before designing.
- Generally, when a LDO regulator is used under the condition that the load current value is small (1 mA or less), the
  output voltage may increase due to the leakage current of an output transistor.
- Generally, when a LDO regulator is used under the condition that the temperature is high, the output voltage may increase due to the leakage current of an output transistor.
- Generally, in a LDO regulator, an oscillation may occur depending on the selection of the external parts. The recommended usage conditions for this IC's Ch3 are noted in  **External parts selection Table 15**, but perform a thorough evaluation including the temperature characteristics, through the actual application.
- Generally, in a LDO regulator, the values of an overshoot and an undershoot in the output voltage vary depending on
  the variation factors of input voltage fluctuation, load fluctuation etc., or the capacitance of C<sub>OUT</sub> and the value of the
  equivalent series resistance (ESR), which may cause a problem to the stable operation. Perform thorough evaluation
  including the temperature characteristics with an actual application to select C<sub>OUT</sub>.
- Generally, in a LDO regulator, if the VOUT pin is steeply shorted with GND, a negative voltage exceeding the absolute
  maximum ratings may occur in the VOUT pin due to resonance phenomenon of the inductance and the capacitance
  including Cout on the application. The resonance phenomenon is expected to be weakened by inserting a series
  resistor into the resonance path, and the negative voltage is expected to be limited by inserting a protection diode
  between the VOUT pin and the VSS pin.
- When considering the output current value that this IC is able to output, make sure in "6. Allowable load current for each output" and "12. Thermal design" in "


  Operation".
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement of patents owned by a third party by products including this IC.

# ■ Characteristics (Typical Data)


- 1. Example of major power supply dependence characteristics (Ta = +25°C)
  - 1. 1 VIN pin current consumption during shutdown (Iss)




1. 2 VOUT1 pin current consumption during shutdown ( $I_{VOUT1}$ ) vs. Input voltage ( $V_{OUT1}$ )




1. 3 VOUT2 pin current consumption during shutdown (Ivout2) vs. Input voltage (Vout2)




1. 4 Current consumption during UVLO detection




1. 5 Oscillation frequency (fosc1) vs. Input voltage (VIN)




1. 6 Oscillation frequency (fosc2) vs. Input voltage (Vout1)




1. 7 Oscillation frequency modulation rate (Fsss1) vs. Input voltage (V<sub>IN</sub>)




1. 8 Oscillation frequency modulation rate (Fsss2) vs. Input voltage (Vout1)





## 1. 9 Soft-start time (tss1) vs. Input voltage (VIN)




## 1. 10 Soft-start time (tss2) vs. Input voltage (VIN)









1. 12 High side power MOS FET on-resistance (R<sub>HEFT1</sub>) vs. Input voltage (V<sub>IN</sub>)




1. 13 Low side power MOS FET on-resistance (R<sub>LEFT1</sub>) vs. Input voltage (V<sub>IN</sub>)



# 1. 14 High side power MOS FET on-resistance (RHEFT2) vs. Input voltage (Vout1)




#### 5.0




1. 15 Low side power MOS FET on-resistance (RLEFT2)







1. 17 Limit current (ILIM2) vs. Input voltage (VOUT1)




1. 18 SW1 pin discharge switch resistance value (RDCHG1) vs. Input voltage (VIN)



1. 19 SW2 pin discharge switch resistance value (R<sub>DCHG2</sub>) vs. Input voltage (V<sub>IN</sub>)
500




1. 20 VOUT3 pin discharge switch resistance value (R<sub>DSG3</sub>) vs. Input voltage (V<sub>IN</sub>)




## 1. 21 Ripple rejection (Ta = +25°C)

## 1. 21. 1 V<sub>OUT3</sub> = 1.8 V




## 1. 21. 2 V<sub>OUT3</sub> = 3.3 V




# 2. Example of major temperature characteristics (Ta = -40°C to +125°C)


# 2. 1 VIN pin current consumption during shutdown (lss) vs. Temperature (Ta)




# 2. 3 VOUT2 pin current consumption during shutdown (I<sub>VOUT2</sub>) vs. Temperature (Ta)




## 2. 5 VOUT1 pin voltage (VouT1) vs. Temperature (Ta)




## 2. 7 VOUT3 pin voltage (Vout3) vs. Temperature (Ta)




# 2. 2 VOUT1 pin current consumption during shutdown (IvouT1) vs. Temperature (Ta)




# 2. 4 Current consumption during UVLO detection (luvLo) vs. Temperature (Ta)




## 2. 6 VOUT2 pin voltage (VouT2) vs. Temperature (Ta)




#### 2. 8 Oscillation Frequency (fosci) vs. Temperature (Ta)




# 2. 10 Oscillation Frequency modulation rate (Fsss1) vs. Temperature (Ta)




### 2. 12 Soft-start time (tss1) vs. Temperature (Ta)




# 2. 14 Soft-start time (tss3) vs. Temperature (Ta)




#### 2. 9 Oscillation Frequency (fosc2) vs. Temperature (Ta)




2. 11 Oscillation Frequency modulation rate (Fsss2) vs. Temperature (Ta)




### 2. 13 Soft-start time (tss2) vs. Temperature (Ta)




2. 15 UVLO detection voltage (V<sub>UVLO-</sub>)




2. 16 UVLO release voltagege (V<sub>UVLO+</sub>)




2. 17 High side power MOS FET on-resistance (RHEFT1) vs. Temperature (Ta)




2. 18 Low side power MOS FET on-resistance (RLEFT1) vs. Temperature (Ta)




2. 19 High side power MOS FET on-resistance (RHEFT2) vs. Temperature (Ta)




2. 20 Low side power MOS FET on-resistance (R<sub>LEFT2</sub>) vs. Temperature (Ta)




2. 21 Limit current (I<sub>LIM1</sub>) vs. Temperature (Ta)




2. 22 Limit current (I<sub>LIM2</sub>) vs. Temperature (Ta)




# 2. 23 SW1 pin discharge switch resistance value (R<sub>DSG1</sub>) vs. Temperature (Ta)




# 2. 24 SW2 pin discharge switch resistance value (R<sub>DSG2</sub>) vs. Temperature (Ta)



2. 25 VOUT3 pin discharge switch resistance value (R<sub>DSG3</sub>) vs. Temperature (Ta)



# 2. 26 VOUT3 Pin Limit Current (I<sub>LIM3</sub>) vs Temperature (Ta)



#### 3. Transient response characteristics


The external parts shown in Table 18 are used in "3. Transient response characteristics".

Table 18


Symbol	Part Number	Constant	Withstanding Voltage	Manufacturer
Cin	CGA4J1X7R1E475K125AC	4.7 µH	25 V	TDK Corporation
Cout1, Cout2	CGA4J3X7S1A106K125AB	10 μF	10 V	TDK Corporation
Соитз	CGA3E1X7R0J225K080AC	2.2 µF	6.3 V	TDK Corporation
Creg	CGA3E1X7R1C105K080AC	1 µF	16 V	TDK Corporation
L <sub>1</sub> , L <sub>2</sub>	TFM252012ALVA3R3MTAA	3.3 µF	40 V	TDK Corporation

#### 3. 1 Power-on ( $V_{IN} = 0.0V \rightarrow 6.0 V$ , Ta = +25°C)


#### 3. 1. 1 SEQ1 (Votut1 = 4.0 V, Vout2 = 1.8 V, Vout3 = 1.1 V)




I<sub>OUT1</sub> = 200 mA, I<sub>OUT2</sub> = 400 mA, I<sub>OUT3</sub> = 200 mA




#### 3. 1. 2 SEQ2 (Votut1 = 5.0 V, Vout2 = 0.9 V, Vout3 = 0.9 V)




I<sub>OUT1</sub> = 200 mA, I<sub>OUT2</sub> = 400 mA, I<sub>OUT3</sub> = 200 mA



#### 3. 1. 3 SEQ3 (V<sub>OTUT1</sub> = 5.0 V, V<sub>OUT2</sub> = 3.0 V, V<sub>OUT3</sub> = 3.3 V)




 $I_{OUT1} = 200 \text{ mA}, I_{OUT2} = 400 \text{ mA}, I_{OUT3} = 200 \text{ mA}$ 




VIN, VOUT1, VOUT2, VOUT3 [V]


VIN, VOUT1, VOUT2, VOUT3 [V]


#### 3. 2 Power supply fluctuation (V<sub>IN</sub> = 6.0 V $\rightarrow$ 16.0 V $\rightarrow$ 6.0 V, Ta = +25°C)








#### 3. 3 Load fluctuation ( $V_{IN} = 6.0 \text{ V}$ , Ta = +25°C)














#### ■ Reference Data


The external parts shown in Table 19 are used in "■ Reference Data".

Table 19


Symbol	Part Number	Constant	Withstanding Voltage	Manufacturer
Cin	CGA4J1X7R1E475K125AC	4.7 µH	25 V	TDK Corporation
Cout1, Cout2	CGA4J3X7S1A106K125AB	10 μF	10 V	TDK Corporation
Соитз	CGA3E1X7R0J225K080AC	2.2 µF	6.3 V	TDK Corporation
C <sub>REG</sub>	CGA3E1X7R1C105K080AC	1 μF	16 V	TDK Corporation
L <sub>1</sub> , L <sub>2</sub>	TFM252012ALVA3R3MTAA	3.3 µF	40 V	TDK Corporation

#### 1. $V_{OUT1} = 3.3 V$


#### 1. 1 Efficiency (η) vs. Output current (I<sub>OUT1</sub>)



#### 1. 2 Output voltage (Vout1) vs. Output current (lout1)




#### 1. 3 Ripple voltage (ΔV<sub>OUT1</sub>) vs. Output current (I<sub>OUT1</sub>)




#### 2. $V_{OUT1} = 4.0 V$


#### 2. 1 Efficiency (η) vs. Output current (I<sub>OUT1</sub>)



2. 2 Output voltage (Vout1) vs. Output current (lout1)




2. 3 Ripple voltage (ΔV<sub>OUT1</sub>) vs. Output current (I<sub>OUT1</sub>)




#### 3. $V_{OUT1} = 5.0 V$


#### 3. 1 Efficiency (η) vs. Output current (I<sub>OUT1</sub>)



#### 3. 2 Output voltage ( $V_{OUT1}$ ) vs. Output current ( $I_{OUT1}$ )




3. 3 Ripple voltage (ΔV<sub>OUT1</sub>) vs. Output current (I<sub>OUT1</sub>)




#### 4. $V_{OUT2} = 1.1 V$


#### 4. 1 Efficiency (η) vs. Output current (I<sub>OUT2</sub>)



#### 4. 2 Output voltage (Vout2) vs. Output current (lout2)




### 4. 3 Ripple voltage (ΔV<sub>OUT2</sub>) vs. Output current (I<sub>OUT2</sub>)




### 5. $V_{OUT2} = 1.8 V$


#### 5. 1 Efficiency (η) vs. Output current (I<sub>OUT2</sub>)



#### 5. 2 Output voltage (Vout2) vs. Output current (lout2)




#### 5. 3 Ripple voltage (ΔV<sub>OUT2</sub>) vs. Output current (I<sub>OUT2</sub>)




### 6. $V_{OUT2} = 3.0 V$


#### 6. 1 Efficiency (η) vs. Output current (I<sub>OUT2</sub>)



#### 6. 2 Output voltage (Vout2) vs. Output current (lout2)




## 6. 3 Ripple voltage (ΔV<sub>OUT2</sub>) vs. Output current (I<sub>OUT2</sub>)




## 7. $V_{OUT3} = 1.1 V$

#### 7. 1 Output voltage (V<sub>OUT3</sub>) vs. Output current (I<sub>OUT3</sub>)




## 8. Dropout voltage (V<sub>drop</sub>) - Output current (I<sub>OUT3</sub>)

#### 8. 1 V<sub>OUT3</sub> = 1.8 V




#### 8. 2 V<sub>OUT3</sub> = 3.3 V



## **■ Power Dissipation**

**HSNT-8(2030)** 



 Board
 Power Dissipation (PD)

 A
 0.69 W

 B
 0.93 W

 C
 3.13 W


 D
 2.98 W

 E
 3.91 W

# HSNT-8(2030) Test Board


O IC Mount Area

# (1) Board A




Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil la	ayer	2	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	-	
	3	-	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	

# (2) Board B



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
	1	Land pattern and wiring for testing: t0.070
Coppor foil lover [mm]	2	74.2 x 74.2 x t0.035
Copper foil layer [mm]	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

# (3) Board C



Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
	1	Land pattern and wiring for testing: t0.070	
Conner feil lever [mm]	2	74.2 x 74.2 x t0.035	
Copper foil layer [mm]	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		Number: 4 Diameter: 0.3 mm	




enlarged view

No. HSNT8-A-Board-SD-2.0

# HSNT-8(2030) Test Board

O IC Mount Area

# (4) Board D




Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
	1	Pattern for heat radiation: 2000mm <sup>2</sup> t0.070	
Coppor foil layer [mm]	2	74.2 x 74.2 x t0.035	
Copper foil layer [mm]	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	



enlarged view

## (5) Board E




Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
Copper foil layer [mm]	1	Pattern for heat radiation: 2000mm <sup>2</sup> t0.070	
	2	74.2 x 74.2 x t0.035	
	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		Number: 4 Diameter: 0.3 mm	




enlarged view


No. HSNT8-A-Board-SD-2.0



# No. PP008-A-P-SD-3.0


TITLE	HSNT-8-A-PKG Dimensions	
No.	PP008-A-P-SD-3.0	
ANGLE	⊕€	
UNIT	mm	
ABLIC Inc.		






## No. PP008-A-C-SD-1.0

TITLE	HSNT-8-A-Carrier Tape	
No.	PP008-A-C-SD-1.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		




Enlarged drawing in the central part




No. PP008-A-R-SD-2.0

TITLE	HSNT-8-A-Reel		
No.	PP008-A-R-SD-2.0		
ANGLE		QTY.	5,000
UNIT	mm		
	ABLIC Inc.		



# No. PP008-A-L-SD-2.0

	•	
TITLE	HSNT-8-A -Land Recommendation	
No.	PP008-A-L-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		



Caution ① Mask aperture ratio of the lead mounting part is 100%.

- ② Mask aperture ratio of the heat sink mounting part is approximately 30%.
- 3 Mask thickness: t0.12mm
- ④ Reflow atmosphere: Nitrogen atmosphere is recommended. (Oxygen concentration: 1000ppm or less)

注意 ① リード実装部のマスク開口率:100% ② 放熱板実装のマスク開口率:約30%

③ マスク厚み:t0.12mm

④ リフロー雰囲気:窒素雰囲気(酸素濃度1000ppm以下)推奨

No. PP008-A-L-S1-2.0

TITLE	HSNT-8-A-Stencil Opening		
No.	PP008-A-L-S1-2.0		
ANGLE			
UNIT	mm		
ABLIC Inc.			

#### **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

